

# CENTRAL CIRCULATION AND BOOKSTACKS

The person borrowing this material is responsible for its renewal or return before the Latest Date stamped below. You may be charged a minimum fee of \$75.00 for each non-returned or lost item.

Theft, mutilation, or defacement of library materials can be causes for student disciplinary action. All materials owned by the University of Illinois Library are the property of the State of Illinois and are protected by Article 16B of Illinois Criminal Law and Procedure.

TO RENEW, CALL (217) 333-8400. University of Illinois Library at Urbana-Champaign





http://archive.org/details/memoryprocessorc557lawr

510.07 math THE LIBRARY OF THE Il br Report No. UIUCDCS-R-73-557 no.557 MARLE LINOIS app. 2 MEMORY-PROCESSOR CONNECTION NETWORKS UNIVERS

by

Duncan Hamish Lawrie

February 1973



DEPARTMENT OF COMPUTER SCIENCE UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN · URBANA, ILLINOIS

#### Report No. UIUCDCS-R-73-557

## MEMORY-PROCESSOR CONNECTION NETWORKS\*

by

Duncan Hamish Lawrie

February 1973

Department of Computer Science University of Illinois at Urbana-Champaign Urbana, Illinois 61801

This work was supported in part by the National Science Foundation under Grant No. US NSF GJ 27446 and was submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Computer Science, February 1973.

#### MEMORY-PROCESSOR CONNECTION NETWORKS

Duncan Hamish Lawrie, Ph.D. Department of Computer Science University of Illinois at Urbana-Champaign, 1973

In order to utilize the potential speed of a SIMD type parallel processor it is necessary to arrange data in the memory system so that subsets of this data can be fetched in parallel without memory conflicts. Additionally, we must provide sufficient memory-processor paths to allow the data to be correctly aligned with the processor array. In this paper we present several storage mapping algorithms together with a memory-processor interconnection network. We demonstrate the cost and effectiveness of these and compare them with other networks which have been proposed for this application.

#### ACKNOWLEDGMENT

The author would like to thank Professor David J. Kuck for his patience and inspiration, the Department of Computer Science for its support, and the ILLIAC IV Project for a long and usually fruitful relationship.

The diligent efforts of Vivian Alsip and Barbara Armstrong in typing this document and the workmanship of the printing and drafting departments are greatly appreciated.

iii

#### TABLE OF CONTENTS

			Page
1.	INTROD	UCTION	. 1
2.	Ω NETW	ORKS, THEORETICAL DEVELOPMENT	. 5
	2.1 2.2 2.3 2.4 2.5 2.6	Fundamentals	, 5 9 18 24 29 31
3.	EFFECT	IVENESS OF $\Omega$ NETWORKS	• 33
	3.1 3.2	Representation of Array Storage Schemes and N-Vectors.	. 35 . 37
	3.4 3.5 3.6	Network Connection Equation	. 38 . 41 . 69 . 70
4.	CONSTRUCTION OF SEVERAL $\Omega$ NETWORKS		
	4.1 4.2 4.3 4.4	A Bit Serial Ω Network	. 72 . 76 . 87 . 92
5.	CONSTR	UCTION AND PROPERTIES OF OTHER NETWORKS	. 95
	5.1 5.2 5.3 5.4 5.5 5.6	Uniform Shift Networks	· 95 · 100 · 100 · 104 · 106 · 106
6.	CONCLU	SION	. 112
LIST (	OF REFE	RENCES	. 114
VITA.			. 115

#### 1. INTRODUCTION

It has been suggested that the use of a large number of processors operating on a single program can be used to produce improvements in speed and possibly cost effectiveness. Recent experiments with this concept have indicated a number of problems which are as yet unsolved. The purpose of this paper is to investigate a possible solution to one of these problems, the problem of how to provide the processors with data at a rate which matches the processors' speed.

It is clear that given N processors, we need on the order of N memories just to provide the raw bandwidth requirements. Given an order of N memories, we must still solve two problems. The first problem is to assign the data to memory in such a way that memory conflicts are minimized; that is, the data must be arranged so that during the fetch of any required set of N data elements, no two of these will be stored in the same memory. This will be called the <u>memory assignment</u> problem. Once the data has been fetched, each datum must be sent to the correct processor. This is the second problem which we will call the data alignment problem.

Independent solutions to the above problems have been suggested in the literature and elsewhere, but to the best of our knowledge no practical and compatible solution to both problems has ever been published. For example,  $(\pm 1, \pm \sqrt{N})$ , and barrel shifters have been proposed (and built) to solve the data alignment problem [1] and memory assignment algorithms have been proposed to solve the memory assignment problem [2, 3]. Unfortunately, the better solutions of the latter generally require alignments which are more complex than simple uniform shifts (see Chapter 5). More complex networks have been proposed [4, 5], but their high cost or excessive switching time

make them impractical for our purposes.

In this paper we present several effective memory assignment algorithms and propose a new network which can meet the resulting alignment requirements. We begin by proving some useful results about these networks and then showing their effectiveness in handling certain important alignments. We follow this with a comparison with other solutions and show that our solution is more effective than these previous solutions.

Before continuing we will define some terms and assumptions which will be implicit in the following work. By a network we mean a device which has n input and n output ports. Each datum entering the network remains integral, but the ordering of the data may be altered by the network. We assume that a different ordering (or permutation) of the inputs is required for each successive set of inputs, i.e., a different switching of the network is required for each set of n or less inputs. Thus, the time required to switch the network is a significant factor.

This network may be thought of as lying between the N processors and M memories as in Figure 1, as a separate function box available to the processors as in Figure 2, or as an integral part of the processors.

In general, we assume that at each unit of time, N or fewer of the processors require one datum each. These data are fetched and aligned with the correct processors. We shall also assume that these data are taken from a uniform part of an  $N \times N$  matrix, e.g., row, column, diagonal, etc. We will define this more clearly in Chapter 3.





Figure 2. Network-Processor-Memory System

#### 2. Ω NETWORKS, THEORETICAL DEVELOPMENT

The purpose of a switching network, variously known as a permutation, indexing, connection, or sorting network, is to produce connections between input nodes and output nodes. The network may be changed or switched by means of control signals in such a way as to alter these connections to meet various requirements. In this chapter we will investigate in some detail a special class of network, henceforth  $\Omega$  networks, which we feel are especially useful for connections between a vector of memories and a vector of processors.

 $\Omega$  networks are based on a mathematical notion of a " $\Omega$  base" representation of integers. We begin by investigating some special properties of an  $\Omega$  base system. We then proceed to show how to build a network from an  $\Omega$  base and then using our results we show how to determine whether the  $\Omega$  network can produce certain special connections.

In later chapters we will derive a number of connections which are frequently required during operation of a parallel computer. Then, using the results derived in this chapter, we will show that the  $\Omega$ network performs well in certain types of parallel computers.

#### 2.1 Fundamentals

We will begin with some fundamental definitions from number theory. Any number x can be expressed as the sum of a multiple of a modulus m and a remainder r:

x = mb + r r < m

Given two numbers

to be the integer part of the quotient x/y.

The greatest common divisor of x and y,

#### gcd(x,y)

is the largest integer a such that

a x and a y.

If gcd(x,y) = 1, we say x and y are relatively prime, x is prime to y, or y is prime to x.

The greatest prime factor, written

is the greatest integer factor (divisor) of x which is prime to y. Thus, gcd(gpf(x,y),y) = 1.

We now present a number of results. Most proofs can be found in Vinogradov [6] or Shanks [7].

P1	$ \begin{array}{ccc} x+a \equiv y+a \leftrightarrow x \equiv y \\ m & m \end{array} $
P2	$ \begin{array}{ccc} \mathbf{x} & \equiv & \mathbf{y} \\ \mathbf{m} & & \mathbf{m} \end{array}  & \mathbf{x} \end{array} $
P3	gcd(a,m)=1 $\Lambda$ ax $\equiv$ ay $\rightarrow$ x $\equiv$ y m m
P4	$\begin{array}{cccc} a & m & \Lambda & ax & \equiv & ay & \rightarrow & x & \equiv & y \\ & m & & m/a \end{array}$
P5	$\begin{array}{cccc} a \mid m \land x \equiv y \rightarrow x \equiv y \\ m & m/a \end{array}$
P6	$ \begin{array}{c} m \\ x \neq y \land x \equiv y \rightarrow x \neq y \\ am \\ m \\ \end{array} $
PŢ	$x \equiv y \land (0 \leq x, y < m/a) \rightarrow x \equiv y m/a$
P8	$x \equiv y \rightarrow ax \equiv ay$ m am
P9	$\mathbf{a} \mid \mathbf{m} \land \mathbf{x} \stackrel{\mathbf{m/a}}{\equiv} \mathbf{y} \rightarrow \mathbf{x} \stackrel{\mathbf{m}}{\equiv} \mathbf{y}$
P10	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
P11	$ \begin{array}{ccc} am & m \\ x & \equiv & y \rightarrow & x \div a & \equiv & y \div a \end{array} $
P12	x ≢ y↔→ax ≢ ay

We will tend to use these results in their contrapositive form. That is,

P2 
$$ax \neq ay \rightarrow x \neq y$$
  
m m

Let  $R_n$  be an ordered set of factors of n,  $R_n = \{\rho_1, \rho_2, \dots, \rho_k\}$ such that  $\rho_1 \times \rho_2 \times \dots \times \rho_k = n$ . Define  $\Omega(R_n)$  to be the set

$$\Omega(\mathbf{R}_{n}) = \{\omega_{1} | \omega_{k} = 1, \omega_{i} = \omega_{i+1} \times \rho_{i+1}, 0 < i \leq k-1\}, \text{ so } \omega_{i} = \prod_{j=i+1}^{k} \rho_{j}.$$

Note that  $\omega_0 = n$ .

In general, any number x <  $\omega_{o}$  can be expressed as

$$x = \sum_{i=1}^{k} x_i \times \omega_i,$$

where  $x_i < \rho_i$ . We say that  $x_1 x_2 x_3 \dots x_k$  is the "base  $\Omega$ " representation of x.

Thus, if  $\Omega = \{8,4,2,1\}$ , then we get the familiar base 2 number system while if  $\Omega = \{12,6,3,1\}$ , then we get a somewhat unusual (but useful) number system where

$$0_{10} = 000_{\Omega}$$

$$1_{10} = 001_{\Omega}$$

$$2_{10} = 002_{\Omega}$$

$$3_{10} = 010_{\Omega}$$

$$4_{10} = 011_{\Omega}$$

$$5_{10} = 012_{\Omega}$$

$$6_{10} = 100_{\Omega}$$

$$7_{10} = 101_{\Omega}$$

$$8_{10} = 102_{\Omega}$$

$$9_{10} = 110_{\Omega}$$

$$10_{10} = 111_{\Omega}$$

$$11_{10} = 112_{\Omega}$$

Notice that

$$\begin{array}{c} \omega_{j} \\ x \equiv y \rightarrow x_{i} = y_{i} \quad l \leq i \leq j \end{array}$$

and

$$\begin{array}{ccc} x & \equiv y \rightarrow x_{i} = y_{i} & j+l \leq i \leq k. \\ \omega_{i} & \end{array}$$

For example, if  $R_n = \{2,5,3\}$ , then  $\Omega(R_n) = \{30,15,3,1\}$ , and

$$5_{10} = 012_{\Omega}$$
  
 $4_{10} = 011_{\Omega}$   
 $17_{10} = 102_{\Omega}$ 

$$5 \stackrel{3}{\equiv} 4 \qquad (\underbrace{012}_{\Omega} \stackrel{3}{\equiv} \underbrace{011}_{\Omega})$$

$$5 \stackrel{1}{\equiv} 17 \qquad (\underbrace{012}_{\Omega} \stackrel{1}{\equiv} \underbrace{102}_{\Omega})$$

$$5 \stackrel{1}{\equiv} 17 \qquad (\underbrace{012}_{\Omega} \stackrel{1}{\equiv} \underbrace{102}_{\Omega})$$

$$5 \stackrel{1}{\equiv} 17 \qquad (\underbrace{012}_{\Omega} \stackrel{1}{\equiv} \underbrace{102}_{\Omega})$$

In most of the following work, when  $R_n$  is understood or not important we will refer simply to  $\Omega$  rather than  $\Omega(R_n)$ . Further, the unsubscripted lower case letters x, y, z, s, d are usually variables whose range is the set of non-negative integers. The notation  $\{f(x):$ condition on x $\}$  denotes the set of all numbers in the range of the function f where the domain of f is all values of x which satisfy the specified condition. Thus,  $\{2x:x \ge 0\}$  is the set of all even, non-negative integers. Subscripted letters usually refer to specific values of the variable.

#### 2.2 The *†* Relation and its Properties

An n-set represents a mapping or connection between n input nodes and n output nodes.

#### Definition 1: n-set

An n-set P is a set of pairs of integers,  $P = \{(s,d)\}$ . If (s,d)  $\epsilon$  P, then we say P connects input s mod n to output d mod n.

Thus, if  $P = \{(2,1), (7,0), (2,0)\}$  and n=4, then P represents the connection illustrated in Figure 3.

9

So



#### Definition 2: m ↑ P

Given an n-set P, we say the integer m passes P, written m + P, if an only if for all  $(s_i, d_i)$ ,  $(s_j, d_j) \in P$ 

$$s_{i} \neq s_{j}$$
 and  $s_{i} \neq s_{j} \rightarrow d_{i} \neq d_{j}$ .

#### Definition 3: Ω ↑ P

Given an n-set P and  $\Omega = \{\omega_0 = n, \omega_1, \dots, \omega_k = 1\}$ , if for all  $\omega \in \Omega$ ,  $\omega \uparrow P$ , then we say  $\Omega \uparrow P$ . That is

$$\Omega + P \leftrightarrow (\forall \omega \in \Omega, \forall (s_i, d_i), and \forall (s_j, d_j) \in P, s_i \neq s_j \land s_i \equiv s_j \rightarrow d_i \neq d_j).$$

The negative form of  $\Omega$   $\uparrow$  P is useful and perhaps its statement will make the relation + clearer.

$$\Omega \overrightarrow{P} \leftrightarrow \exists \omega \in \Omega \text{ and } \exists (s_i, d_i), (s_j, d_j) \in P, \text{ such that } s_i \neq s_i$$

and 
$$s_i \equiv s_j$$
 and  $d_i \equiv d_j$ .

We will now demonstrate several functions f(P) on n-sets and show that

$$\Omega + \mathbf{P} \rightarrow \Omega + \mathbf{f}(\mathbf{P}).$$

<u>Theorem 1</u>: Let  $P + c = \{(s+c,d): (s,d) \in P, c \text{ an integer constant}\}.$ 

Then  $\Omega + P + \Omega + P + c$ We shall prove the contrapositive form of this theorem:  $\Omega + P + c + \Omega + P$ . We have  $\Omega + P + c + \exists \omega \in \Omega, \exists (s_i + c, d_i), and \exists (s_j + c, d_j), such that$   $s_i + c \neq s_j + c, s_i + c \equiv s_j + c, and d_i \equiv d_j$ . But  $s_i + c \neq s_j + c \stackrel{Pl}{\rightarrow} s_i \neq s_j,$  $s_i + c \neq s_j + c \stackrel{Pl}{\rightarrow} s_i \neq s_j,$ 

and\*

$$s_{i} + c \equiv s_{j} + c \neq s_{i} \equiv s_{j}$$

so  $\Omega + P$ .  $\Box$ 

Theorem 2: Let  $P \times a = \{(x_Xa,d):(s,d) \in P, a \text{ an integer constant}\}.$ If for all  $\omega \in \Omega$ ,  $gcd(a,\omega) = 1$ , then  $\Omega \uparrow P \to \Omega \uparrow P \times a$ .

<sup>\*</sup> The notation Pl above the implication symbol means that the implication follows from property Pl found at the beginning of this chapter.

Proof:

$$\Omega \stackrel{-}{\uparrow} P \times a \rightarrow \exists \omega \in \Omega, \quad \exists \quad (s_i \times a, d_i), \text{ and } \exists \quad (s_j \times a, d_j), \text{ such that}$$

$$s_i \times a \notin s_j \times a, s_i \times a \equiv s_j \times a, \text{ and } d_i \stackrel{\omega}{\equiv} d_j. \quad \text{But}$$

$$s_i \times a \notin s_j \times a \stackrel{P2}{\rightarrow} s_i \notin s_j, \text{ and if } \gcd(a, \omega) = 1, \text{ then}$$

$$s_i \times a \equiv s_j \times a \stackrel{P3}{\rightarrow} s_i \equiv s_j. \quad \text{Thus, } \Omega \stackrel{-}{\uparrow} P. \qquad \Box$$

Corollary 2.1: If gcd(a,n) = 1, then  $\Omega \uparrow P \to \Omega \uparrow P_X a$ .

Proof:

We need only show that  $gcd(a,n) = 1 \rightarrow \forall \omega \in \Omega$ ,  $gcd(a,\omega) = 1$ and then apply Theorem 2. Assume there exists an  $\omega \in \Omega$ , such that  $gcd(a,\omega) = b$ .

Then

$$b \mid a and b \mid \omega$$
,

but recall that  $\omega \mid n$  (from the definition of  $\Omega$ ), i.e., there exists an integer c such that

$$ωc = n.$$
  
Since b|ω then b|ωc or b|n. Thus, gcd(a,n) ≥ b, and so  
gcd(a,n) = 1 → ∀ω ε Ω, gcd(a,ω) = 1.

<u>Theorem 3</u>: Let  $c - P = \{(c-s,d): (s,d) \in P\}$ . Then  $\Omega \land P \rightarrow \Omega \land c - P$ .

Proof:	Plo
	As before, $c - s \equiv c - s \rightarrow s \equiv s = s $ $\omega \qquad j \qquad \omega \qquad \omega$
SO	$\Omega \stackrel{\frown}{\uparrow} c - P \rightarrow \Omega \stackrel{\frown}{\uparrow} P$
	Let P = {(ax + b, cx + d): $0 \le x < \xi$ }, where a,b,c and d are
integer	constants We will now prove a theorem which states that if

a,c and  $\xi$  satisfy certain conditions with respect to  $\Omega$ , then  $\Omega \uparrow P$ .

## Theorem 4:

Let  $P \subseteq \{(ax + b, cx + d) | 0 \le x < \xi\}$  be an n-set and

define

$$h = gpf(c,n)$$

$$\gamma_{m} = gcd(c,m)$$

$$\eta_{m} = gcd(c,a\gamma_{m})$$

$$\delta_{m} = gpf(a\gamma_{m}/\eta_{m}, m/\gamma_{m})$$

$$\zeta_{m} = gpf(a,m)$$

$$R_{n} = \{\rho_{1}, \rho_{2}, \dots, \rho_{k}\}$$

$$\Omega(R_{n}) = \{m_{0}=n, m_{1}, m_{2}, \dots, m_{k}=1\}$$

$$\mu = the largest m \in \Omega \text{ such that } gcd(a,m) = m$$
If the following three conditions hold,

A: 
$$c \leq n$$
  
B:  $ah/c \geq 1$  or  $\xi \leq hn/c$ 

C: For all 
$$m \in \Omega$$
,  $\mu \leq m < n$   
Cl:  $a/(\delta_m n_m) \leq l$ , or  
C2:  $\xi \leq m \zeta_m/a$ ,

then  $\Omega \uparrow P$ .

The proof will consist of two parts and several subparts. First, we need a preliminary result. Let (ax + b, cx + d), (ay + b, cy + d) be any two elements of P. Then we will show

$$ax + b \not\equiv ay + b \rightarrow cx + d \not\equiv cy + d$$
  
n n

We have

$$cx + d \equiv cy + d \rightarrow cx \equiv cy$$

$$n \qquad n$$

$$P3 \qquad cx = h \equiv cy$$

$$h \equiv cy + d \rightarrow cx \equiv cy$$

$$n$$

$$h \qquad n$$

Now since c < n and h = gpf(c,n), then  $\frac{c}{h}|n$ . So

Multiplying by a

Suppose  $\frac{ah}{c} \ge 1$ . Then  $\Rightarrow$  ax  $\equiv$  ay. If  $\frac{ah}{c} < 1$ , then since x, y  $< \xi \le \frac{hn}{c}$  (condition B), then ax, ay  $< \frac{ahn}{c}$ . Thus,

Finally,

Pl  $\rightarrow$  ax + b  $\equiv$  ay + b. n

Thus,

 $ax + b \neq ay + b \rightarrow cx + d \neq ay + d.$ n n

Now we will prove that if for all  $m \in \Omega$  where  $u \leq m < n$ , condition Cl or C2 holds, then for all  $m \in \Omega$ 

> ax + b  $\not\equiv$  ay + b  $\land$  ax + b  $\equiv$  ay + b  $\rightarrow$  cx + d  $\not\equiv$  cy + d n m

and thus  $\Omega \uparrow P$ . Specifically, we shall prove the equivalent theorem

 $ax + b \neq ay + b \land cx + d \equiv ay + d \rightarrow ax + b \neq ay + b.$ n
m

Using our previous result, we have from condition B

 $ax + b \not\equiv ay + b \rightarrow cx + d \not\equiv cy + d.$ n n

Then, by P6 we get

 $m \qquad P6$   $cx + d \neq cy + d \wedge cx + d \equiv ay + d \rightarrow cx + d \neq cy + d.$  mP1  $rac{P1}{r} cx \neq cy$  mP8  $rac{Qy}{r} \neq \frac{cy}{r_{m}} \neq \frac{cy}{r_{m}}$ where  $\gamma_{m} = gcd(c,m)$ 

Now

$$n_m = gcd(c,a\gamma_m)$$

Let

$$v_{\rm m} = c/n_{\rm m}$$
,  $u_{\rm m} = a\gamma_{\rm m}/n_{\rm m}$ 

Then since  $\delta_m = gpf(u_m, m/\gamma_m)$ 

$$\stackrel{P4,3}{\rightarrow} \frac{\underline{u}_{m}cx}{\gamma_{m}} \notin \frac{\underline{u}_{m}cy}{\gamma_{m}}$$

$$\frac{mu_{m}}{\frac{\delta_{m}\gamma_{m}}{\delta_{m}\gamma_{m}}}$$

$$\stackrel{P2}{\rightarrow} \frac{\underset{m}{\underline{u}_{m}} cx}{\underset{m}{\nabla_{m}} \gamma_{m}} \underbrace{\neq}_{\underline{u}_{m}} \frac{\underset{m}{\underline{u}_{m}} v_{m}}{\underset{\delta}{\underset{m}} \gamma_{m}}$$

But since

$$\frac{u_{m}}{v_{m}\gamma_{m}} = \frac{a\gamma_{m}}{\gamma_{m}\eta_{m}} \frac{\eta_{m}}{c} = \frac{a}{c}$$

we have

Now suppose Cl holds, i.e.,  $u_m / \delta_m \gamma_m \leq 1$ . Then

and

Pl  
→ ax + b 
$$\neq$$
 ay + b.  
m

Suppose now that Cl does not hold, i.e.,  $u_m/\delta_m \gamma_m > 1$ , but C2 does hold, i.e.,

$$\xi < \frac{m_{\zeta_m}}{a}$$

Let  $\beta = u_m / \delta_m \gamma_m$ . Then we have

а

P7

$$\begin{array}{c} \frac{2}{\gamma} \frac{a}{\zeta_{m}} x \neq \frac{a}{\zeta_{m}} y \\ \beta m & \beta m & m \end{array} ,$$

where

 $\zeta_{\rm m} = {\rm gpf}({\rm a},{\rm m}).$ 

Since

$$x < \xi \leq \frac{m \zeta_m}{a}$$
, then ax, ay < m $\zeta_m$ 

and

 $\underline{ax} \neq \underline{ay}$ .

where

$$\zeta_{m} = gpf(a,m) \rightarrow gcd(\zeta_{m},m) = 1$$

Finally,

Pl   
→ ax + b 
$$\neq$$
 ay + b.

Now, suppose  $\mu$  is the largest m  $\epsilon \Omega$  such that gcd(a,m) = m, and that Cl or C2 hold for all m, n > m  $\geq \mu$ . We will now show that for all  $m \leq \mu$ ,  $cx + b \neq cy + b$ . Let  $m \in \Omega$  be  $\leq \mu$  such that  $m = \mu/\rho$  as per the definition of  $\Omega$ . Since  $gcd(a,\mu) = \mu$ ,

must be true always. Since Cl or C2 hold for  $\mu$ , we have

 $ax + b \equiv ay + b \rightarrow cx + d \neq cy + d.$ Ц

β > 1

By P9

$$\begin{array}{cccc}
\mu & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & & \\
\mu & & & & & & \\$$

Since the original premise is true, then the final conclusion must be true, and since  $m = \mu/\rho$ ,

$$ex + d \neq ey + d.$$

Now, in the special case where  $\mu = n$ , then neither Cl nor C2 need hold. But since gcd(a,n) = n, then

$$x + b \equiv ay + b$$
  
n

must be true always. Thus,  $\Omega \wedge P$  trivially.

а

Theorems 1, 2, and 3 tell us that if  $\Omega + P$ , then  $\Omega + P+c$ ,  $\Omega + c-P$  and if gcd(a,n) = 1, then  $\Omega + P \times a$ . However, they tell us nothing about whether or not  $\Omega + P$ . Theorem 4 tells us that if P satisfies certain conditions with respect to  $\Omega$ , then  $\Omega + P$ . We will use all of these theorems later. First, we will present an algorithm for constructing a switching network from a given  $\Omega$ . We will then conclude this chapter by showing that if  $\Omega + P$ , then the network constructed from  $\Omega$  can produce without conflict the input-output connections specified by P.

#### 2.3 Construction of a Network from $\Omega$

Algorithm 1: Construction of a network from  $\Omega$ .

Let  $\Omega(R_n)$  be as defined earlier, i.e.,  $\Omega(R_n)$  is the set

$$\Omega(\mathbb{R}_{n}) = \{ \omega_{i}: \omega_{k}=1, \omega_{i} = \prod_{j=i+1}^{n} \rho_{j}, 0 \leq i \leq k-1 \}.$$

The network will consist of k stages numbered 1,2,..., k from left to

right. The i<sup>th</sup> stage will consist of  $n/\rho_i$  crossbar switches\*, each switch being  $\rho_i \times \rho_i$ . Refer to Figure 4 and number the inputs (left) and outputs (right) of each stage from 0 to n - 1.

Now, for  $1 \le i \le k - l$ , connect output j of stage i to input l of stage i + l where

$$l = (j \div \omega_{i-1}) \times \omega_{i-1}$$
$$+ (j \mod \rho_i) \times \omega_i$$
$$+ (j \mod \omega_{i-1}) \div \rho_i$$

(Recall  $x \div y$  is the integer part of the quotient x/y).

Finally, the actual network inputs must be connected to the stage 1 inputs (actually this will be shown in the figures as a renumbering of the stage 1 inputs). Let

$$\hat{R}_{n} = \{\rho_{k}, \rho_{k-1}, \dots, \rho_{2}, \rho_{1}\}$$

where

$$R_n = \{\rho_1, \rho_2, \dots, \rho_{k-1}, \rho_k\},\$$

and form

$$\Omega(R_n) = \{ \omega_i : \omega_k = 1, \omega_i = \omega_{i+1} \rho_{i+1}, 0 \le i \le k-1 \}$$

and

$$\Omega(\mathbb{R}_{n}) = \{ \omega_{i}: \omega_{k=1}, \omega_{i}=\omega_{i+1} \rho_{k-i+1}, 0 \leq i \leq k-1 \}$$

Define a function  $\tau(\mathbf{x})$  on  $0 \le \mathbf{x} \le n - 1$  such that if  $\mathbf{x} = (\mathbf{x}_1 \mathbf{x}_2 \dots \mathbf{x}_k)_{\hat{\Omega}}$ , then  $\tau(\mathbf{x}) = (\mathbf{x}_k \dots \mathbf{x}_2 \mathbf{x}_1)_{\Omega}$ . Now connect (or renumber) stage 1 input  $\mathbf{x}$  to  $\tau(\mathbf{x})$ .

Figures 5, 6, and 7 are examples of networks constructed in this way.

<sup>\*</sup> A crossbar switch is capable of producing any one-to-one or one-tomany connection of inputs to outputs. An attempt to produce a manyto-one connection results in a "conflict."









### STAGE i

STAGE i+1

Figure 4. Stages of a Network Constructed from  $\boldsymbol{\Omega}$


O U T P U T

I N P UT









O U T P U T

Algorithm 2:

Network Control Algorithm

Each (s,d) pair in P establishes a path through the network as follows. Assume s and d are expressed in base  $\Omega$  notation, i.e.,  $s = s_1 s_2 \cdots s_k$ ,  $d = d_1 d_2 \cdots d_k$ . Then, starting at input s, for  $i = 1, 2, \ldots, k$ , each (s,d) pair "enters" a  $\rho_i \times \rho_i$  crossbar switch and is connected to output  $d_i$  of that crossbar. Alternately, starting at output d for  $i = k, k-1, \ldots, 1$ , each (s,d) pair "enters" an output of a  $\rho_i \times \rho_i$  crossbar and is connected to input  $s_{k-i+1}$  of that crossbar switch.  $\Box$ 

Figure 8 shows the necessary switching of the  $\Omega = \{18, 6, 3, 1\}$ network for  $P = \{(0,7), (0,9), (7,16), (16,13)\}$  where  $7 = 10l_{\Omega}$ ,  $9 = 110_{\Omega}$ ,  $13 = 20l_{\Omega}$ , and  $16 = 21l_{\Omega}$ . Figure 9 shows the switching for  $P = \{(12,15), (15,16)\}$ , where  $15 = 210_{\Omega}$ , and  $16 = 21l_{\Omega}$ . Note the conflict at the output of stage 2:  $H(\Omega) \neq P$  and  $\Omega \neq P$ .

## 2.4 The Equivalence of $H(\Omega)$ and $\Omega$

It remains for us to show that this network is in some way equivalent to  $\Omega$ . That is, we would like to show that if  $\Omega \uparrow P$ , then the network constructed from  $\Omega$  "passes" P, and conversely.

Each output of each stage of the  $\Omega$  network is only accessible to elements of P having certain characteristics. This follows from the construction algorithm and the control algorithm. Let  $(xx... x a_{j+1}... a_k)_{\Omega}$  represent the set of all integers z such that

$$z \equiv (a_{j+1} a_{j+2} \cdots a_k)_{\Omega},$$

and  $(a_1 a_2 \cdots a_j xx \cdots x)$  represent the set of all integers z, such that

$$z \equiv (a_1 a_2 \dots a_j 0 \dots 0)_{\Omega}$$



OUTPUT



Figure 8.  $\Omega = \{18, 6, 3, 1\}$  Switching for  $P = \{(0,7), (0,9), (7,16), \}$ (16,13)}

INPUT





O U T P U T

Finally,  $(xx... x s_{j+1} s_{j+2} ... s_k, d_1 d_2 ... d_j xx... x)$  represents the set of all (s,d) such that

$$s \equiv (s_{j+1} s_{j+2} \cdots s_k)_{\Omega}$$

and

$$a \equiv (a_1 a_2 \dots a_j 0 \dots 0)_{\Omega}.$$

Now each output of each stage of the network can be labeled with the representation of the set of (s,d) pairs which are accessible to that output. This is shown in Figure 10 for a specific network.

#### Theorem 5:

Let  $H(\Omega) \uparrow P$  denote the fact that the network  $H(\Omega)$  constructed from  $\Omega$  passes or connects P. Then  $\Omega \uparrow P \leftrightarrow H(\Omega) \uparrow P$ 

#### Proof:

Assume  $H(\Omega) \uparrow P$ . Then there must be a conflict at the output of one of the crossbar switches. That is, two pairs  $(s_1,d_1)$ ,  $(s_2,d_2)\epsilon P$ ,  $s_1 \neq s_2$ , must be trying to use the same output. Without loss of generality, assume this output is labeled

$$(xx... x a_{j+1} a_{j+2}... a_k, b_1 b_2... b_j xx... x).$$

Then  $(s_1,d_1)$  and  $(s_2,d_2)$  must both be elements of the set represented by this output label. This implies

$$s_{1} \equiv s_{2} \text{ and } d_{1} \equiv d_{2}.$$



Figure 10. Network for  $\Omega = \{12, 6, 2, 1\}$  with Stage Outputs Labelled with (s,d) Classes

But this implies  $\Omega \uparrow P$ . So we have

 $H(\Omega) \xrightarrow{\uparrow} P \rightarrow \Omega \xrightarrow{\uparrow} P$ 

or

 $\Omega \uparrow P \rightarrow H(\Omega) \uparrow P.$ 

By a similar argument it is easy to show that if  $\Omega \uparrow P$ , then  $H(\Omega) \to P$ , and thus we have

$$\Omega \wedge \mathsf{P} \leftrightarrow \mathsf{H}(\Omega) \wedge \mathsf{P}.$$

Thus far in this chapter we have defined and explored a relation  $\uparrow$  between a special kind of set  $\Omega(R_n)$  and an arbitrary set of pairs P which represents a set of connections between two sets of nodes. We have shown how to construct a switching network  $H(\Omega(R_n))$  from an  $\Omega(R_n)$ , and we have shown that if  $\Omega \uparrow P$ , then  $H(\Omega) \uparrow P$  and conversely. Thus, given a network  $H(\Omega)$  and an n-set P we have some useful tools for determining whether or not  $H(\Omega)$  can produce the connections specified by P.

# 2.5 Minimal Ω Networks

Before leaving this chapter we will present three more results which will be needed in later chapters.

Let

and 
$$R_{n} = \{\rho_{1}, \rho_{2}, \dots, \rho_{i}, \rho_{i+1}, \dots, \rho_{k}\}$$
$$R_{n}' = \{\rho_{1}, \rho_{2}, \dots, \rho_{i} \times \rho_{i+1}, \dots, \rho_{k}\}$$

Thus,  $R_n$  has k elements while  $R'_n$  has k - 1 elements.

<u>Theorem 6</u>:  $\Omega(R_n) + P \rightarrow \Omega(R'_n) + P$ 

Proof:

Assume  $\Omega' \stackrel{\neg}{\uparrow} P$ . Then  $\exists \omega \in \Omega'$  and  $\exists (s_1, d_1)$ , and  $\exists (s_2, d_2) \in P$ such that  $s_1 \stackrel{\neq}{\neq} s_2$  and  $s_1 \stackrel{\equiv}{=} s_2$  and  $d_1 \stackrel{\omega}{=} d_2$ . But then  $\Omega \uparrow P$ , so we have  $\Omega(R_n) \uparrow P \to \Omega(R_n') \uparrow P$ 

<u>Theorem 7</u>: The network constructed from  $\Omega(R_n)$  has the same number or fewer gates than the network constructed from  $\Omega(R'_n)$ .

#### Proof:

A  $\rho$   $\chi$   $\rho$  crossbar switch has order of  $\rho^2$  gates. So the number of gates in  $H(\Omega)$  is just

$$g(\Omega) = \sum_{i=1}^{k} (\rho_i)^2 n/\rho_i = n \sum_{i=1}^{k} \rho_i,$$

while the number of gates in  $H(\Omega')$  is

$$g(\Omega') = \rho_1 n + \rho_2 n + \dots + \rho_{i-1} n + \rho_i \rho_{i+1} n + \dots + \rho_k n.$$

Since for  $\rho_i$ ,  $\rho_{i+1} > 1$ ,

$$\rho_i \rho_{i+1} \xrightarrow{>} \rho_i + \rho_{i+1}$$

 $\rho_i + \rho_{i+1} = \rho_i \rho_{i+1}.$ 

it follows that

$$g(\Omega) \leq g(\Omega').$$

Notice the special case of Theorem 7 where  $\rho_i = \rho_{i+1} = 2$ . Then

$$g(\Omega) = g(\Omega')$$

since

Let  $\rho_1, \rho_2, \ldots, \rho_k$  be a prime factorization of n; that is,  $\rho_1 \rho_2 \rho_3 \cdots \rho_k = n$ , and  $\rho_i$  prime numbers. Then the network constructed from

$$\Omega = \{\omega_{i}: \omega_{i} = \rho_{i+1}, \omega_{i+1}, 0 \leq i \leq k - 1, \omega_{0} = n\}$$

is minimal for n in terms of gates.

#### Proof:

This follows easily from Theorem 7. If

$$\Omega' = \{\omega_{i}: \omega_{i} = \rho_{i+1} \omega_{i+1}, 0 \leq i \leq k - 1, \omega_{0} = n\},\$$

and for some  $i = \ell$ ,  $\rho_{\ell+1}$  is not prime, i.e.,  $\rho_{\ell+1} = ab$ , then the  $\Omega$  generated from  $\rho_1, \rho_2, \ldots, \rho_\ell$ ,  $a, b, \rho_{\ell+1}, \ldots, \rho_k$  yields a network with equal or fewer gates than  $\Omega'$ . Continued application of this until each  $\rho_i$  is prime, therefore, results in a minimal network.

# 2.6 Summary

In this chapter we have developed some basic results relating the concept of an  $\Omega$  set to a class of switching networks. In particular, we showed how to construct a network from  $\Omega$  and we proved sufficient conditions on P relative to  $\Omega$  such that  $\Omega + P$ . In review

Theorem 1:	$\Omega \uparrow P \to \Omega \uparrow P + c$
Corollary 2.1:	$gcd(a,n) = 1, \Omega \uparrow P \rightarrow \Omega \uparrow P \times a$
Theorem 3:	$\Omega \uparrow P \to \Omega \uparrow c - P$
Theorem 5:	$\Omega \uparrow P \leftrightarrow H(\Omega) \uparrow P$
Theorem 6:	$\Omega \uparrow P \rightarrow \Omega' \uparrow P$
Theorem 7:	$g(\Omega) \leq g(\Omega')$
Theorem 8:	If all $\rho_i \in R_n$ are prime numbers,
	then $H(\Omega(R_n))$ is a (gate) minimal network

In the following chapters we shall examine n-sets which are needed in computer programs, and we will examine in more detail the construction of some networks. In particular, we will compare  $\Omega$  network with other classes of networks in terms of capability and cost.

#### 3. EFFECTIVENESS OF $\Omega$ NETWORKS

One of central problems in utilizing parallel computers is in alignment of data in the memory system. In this paper we are restricting ourselves to the primary memory problem. Here the problem is two-fold:

- 1. If x and y are two data elements which are required at the same time, then x and y should be stored in separate memory modules in order to avoid a "memory conflict."
- If x is required by processor p, then x should be stored in a memory module which is "readily accessible" to p via the processor-memory connection network.

For example, refer to Figure 11, which shows an  $N \times N$  array stored "straight" in N memories, i.e., element  $a_{i,j}$  is stored in memory j. An attempt to fetch a column of this array would result in memory conflicts since the elements of any given column are stored in one memory. In addition, data is only accessible to processor p,  $0 \le p < n-1$  if the data is in memories p or p ±1 since each processor is only connected to the three closest memories.

In order to solve the first problem, a number of special storage schemes have been proposed (Budnik [2], Kraska [3], Muraoka [8]). In general, these schemes place data in the memories in such a way that the most desirable N-vectors can be fetched without memory conflict.

The purpose of this paper is to solve both of these problems simultaneously. We begin with the following assumptions. We assume that there are N processors and  $M \ge N$  memories. The processors and memories are connected together by an  $n \times n$  network. The data is an  $N \times N$  array where the (i,j)-th element is logically in the i-th row, j-th column of the matrix space.





# **MEMORIES**

Figure 11. An Example of an N  $\times$  N Array Stored Straight in a Parallel Memory-Processor System

## 3.1 Representation of Array Storage Schemes and N-Vectors

Definition 4: Memory Equation

We define the function  $\mu(i,j)$  to yield the memory number where data with coordinates i,j is stored.

For example, if an array is stored "straight", then  $\mu(i,j) = j$ , whereas if it is stored with skew = 1, then  $\mu(i,j) = i + j \pmod{M}$ . In general, we will consider only linear equations  $\mu(i,j) = ax + bj + c \pmod{M}$ , where a is called the skew and b is the skip.

Memory equations for some of the more popular storage schemes are given below:

straight:			j
l-skew:	i ·	ł	j
√N-skew:	√Ni-	⊦	j
l-skew, 2-skip:	i-	F	2j
2-skew, l-skip:	2i -	F	j
√N+l-skew:	(√N+1)i -	ł	j

Definition 5: Vector Equation

The N processors operate on N-vectors of data where the x-th element of the N-vector goes to the x-th processor. We define v(x) to be a function which yields the i,j coordinates of the x-th element of the N-vector. The vector equation for some of the common N-vectors are shown below:<sup>+</sup>

All arithmetic is mod N. N is assumed to be a perfect square where necessary.

All arithmetic is mod M.

1. row: 
$$v(x) = (i_0, j_0 + x)$$
  
2. column:  $v(x) = (i_0 + x, j_0)$   
3. forward diagonal:  $v(x) = (i_0 + x, j + x_0)$   
4. reverse diagonal:  $v(x) = (i_0 + x, j - x_0)$   
5.  $\sqrt{N} \times \sqrt{N}$  partition:  $v(x) = (i_0 + x \div \sqrt{N}, j_0 + x \mod \sqrt{N})$   
6. N broadcast:  $v(x) = (i_0, j_0)$   
7.  $\sqrt{N}$  row broadcast:  $v(x) = (i_0, j_0 + (x \div \sqrt{N}) \times \sqrt{N})$   
8.  $\sqrt{N}$  column broadcast:  $v(x) = (i_0 + (x \div \sqrt{N}) \times \sqrt{N}, j_0)$ 

We should make it clear at this point just what the vector equation means. Notice that  $i_0, j_0$  in the above equations determine the first element of the N-vector. For example, if  $i_0 = 1$  and  $j_0 = 2$ , then the row equation specifies the row beginning with element (1,2). Thus, each vector equation above actually represents a class of vector equations and a particular equation is determined by a choice of  $i_0$  and  $j_0$ . An N-vector is really represented by a function  $v(x, i_0, j_0)$  for all x. For the sake of brevity, we will delete the subscript o on i and j in the following pages.

Combining a vector equation representing a given N-vector with the memory equation which determines the storage map for the data, we get

$$\mu(v(x)): 0 \le x \le N-1$$
 ,

which is the memory in which the x-th element of the N-vector is stored. The set

$$\{\mu(v(x)): 0 < x < N\}$$

thus represents the set of memories which contain the given N-vector.

Later we will define a "network connection equation" which determines the memory-processor connection which is required for N processors to access a given N-vector in a particular order. This network connection equation will depend primarily on the memory and vector equations. We will then evaluate various connection networks to determine whether or not they can produce the necessary or common memory-processor connections. Obviously then, we must first know which N-vectors are necessary or common.

### 3.2 Important N-Vectors

Let us assume for a moment that we intend to build a parallel processor and that we know exactly which problems will be solved on this machine. We could then analyze these problems to determine which N-vectors are important. Using these results, we could then determine the effectiveness of any given connection network in producing the connections determined by these N-vectors.

Unfortunately, there are several problems here. First, we do not have a specific problem set in mind. Second, the determination of important N-vectors from a given problem set is not trivial. In fact, there generally exists more than one algorithm for solving any given problem and each algorithm may require different types of N-vectors. For example, one algorithm for solving the fast Fourier transform requires very strange memory-processor connections (Pease [9]) but a trivial change in this algorithm requires only simple shifts (Stevens [10]).

So where does this leave us? It is our purpose only to present a new connection network and show it is a plausible solution to the memoryprocessor connection problem. Thus, we will only consider those vector equations and memory equations listed above. We must leave it to the reader to

apply the results of the previous chapter in evaluating the effectiveness of  $\Omega$  networks on other vector-memory equations.

The vector equations listed above represent some of the N-vectors which are most frequently encountered in programming the ILLIAC IV computer. Of these, the first two, rows and columns, are so important that we will disregard any system which cannot handle them. Diagonals are also important in many applications.  $\sqrt{N}$  partitions represent any submatrix of size equal or less than  $\sqrt{N} \times \sqrt{N}$ . Of course, sometimes rectangular partitions are referenced where one of the dimensions is greater than  $\sqrt{N}$ , but we will not consider them here. N broadcast is simply one element broadcast to all the processors.  $\sqrt{N}$  broadcast is every  $\sqrt{N}$ -th element of a row or column sent to  $\sqrt{N}$  consecutive processors. This pattern is frequently encountered when, for reasons of storage efficiency, a large matrix is partitioned into  $\sqrt{N} \times \sqrt{N}$  blocks and operations are performed in parallel on these blocks.

# 3.3 <u>Memory Conflicts, Memory and Vector Equations, and the Network Connection</u> Equation

So far we have a memory equation and a vector equation. Thus, the memory where the x-th element of an N-vector is stored is simply  $\mu(v(x))$ .

## Definition 6: Memory Conflict

We say the N-vector v(x) can be fetched without conflict if and only if  $x \neq y$  ( $0 \leq x, y < N$ ) and  $\mu(v(x)) \equiv \mu(v(y)) \rightarrow v(x) = v(y)$ . That is, M

element, then there will be a memory conflict unless v(x) and v(y) are the same.

Assume  $\mu(v(x)) = ax + b$ ,  $0 \le x < l$ . A sufficient condition that v(x) can be fetched without conflict is the following.

Theorem 9: If 
$$\mu(v(x)) = ax + b$$
,  $0 \le x < l$ , and if  
 $l \le M \alpha/a$   
where  $\alpha = gpf(a, M)$ ,  
then the *l*-vector  $v(x)$ ,  $0 \le x < l$ , can be fetched without conflict.  
Proof:  
We need only to show that for all  $0 \le x$ ,  $y < l$ ,  
 $x \ne y \rightarrow ax + b \ne ay + b$ .  
We have  $x \ne y$  and  $x, y < l \le \frac{M\alpha}{a} \le M$   
 $\rightarrow x \ne y$   
 $P_{M}^{l_{1}} \frac{a}{\alpha} x \ne \frac{l_{m}}{\alpha} \frac{a}{\alpha} y$   
 $P_{T}^{l_{1}} \frac{a}{\alpha} x \ne \frac{l_{m}}{\alpha} \frac{a}{\alpha} y$   
 $P_{T}^{l_{2}} \frac{a}{\alpha} x \ne \frac{l_{m}}{\alpha} \frac{a}{\alpha} y$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x \ne \frac{l_{m}}{\alpha} \frac{a}{\alpha} y + b$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x + b \ne \frac{a}{\alpha} y + b$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x + b \ne \frac{a}{\alpha} y + b$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x + b \ne \frac{a}{\alpha} y + b$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x + b \ne \frac{a}{\alpha} y + b$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x + b \ne \frac{a}{\alpha} y + b$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x + b \ne \frac{a}{\alpha} y + b$   
 $p_{T}^{l_{m}} \frac{a}{\alpha} x + b \ne \frac{a}{\alpha} y + b - \frac{a}{\alpha} x + b$ 

Next we need to specify the connection between network ports and memories.

# Definition 7: Memory Connection Equation

We define I(m) to be the network port connected to memory m. In most cases I(m) = m. Thus, the network port at which the x-th element of an N-vector will appear is simply

$$I(\mu(v(x)))$$

Now we have said that the x-th element of the N-vector must go to processor x. In order to determine the output port to which this element must be sent we must specify how the processors are connected to the network ports.

## Definition 8: Processor Connection Equation

We define  $\phi(x)$  to be the port(s) attached to processor x.

In most cases  $\Phi(x) = x$ . However, in case n = M = 2N,  $\Phi(x)$  is multivalued and may have one of the following two forms:

$$\Phi(\mathbf{x}) = 2\mathbf{x} \text{ and } 2\mathbf{x} + 1$$

or

$$\Phi(\mathbf{x}) = \mathbf{x} \text{ and } \mathbf{x} + \mathbf{N}.$$

We now have enough information to specify the network connections  $P = \{(s,d)\}$  required to send each element of the N-vector to its correct processor.

#### Definition 9: Network Connection Equation

We define C(x) to be the (s(x),d(x)) connection required to route v(x) from memory  $\mu(v(x))$  through network input  $I(\mu(v(x)))$  to output  $\Phi(x)$  and thence to processor x.

$$C(\mathbf{x}) = (I(\mu(\mathbf{v}(\mathbf{x}))), \Phi(\mathbf{x})) .$$

Now what have we got? Recall in the previous chapter (Theorem 4) that if

$$P \subseteq \{(f(x), g(x)): 0 \le x < \xi\}$$
,

and if f,g and  $\xi$  satisfy certain conditions with respect to  $\Omega$ , then  $\Omega \uparrow P$  and so

the network constructed from  $\Omega$  can produce the connections specified by P. Thus, in many cases we can easily show that a given  $\Omega$  network will pass C(x) if C(x) satisfies Theorem 4.

## 3.4 Effectiveness of $\Omega$ Networks

In this section we will be concerned with showing the effectiveness of a particular type of  $\Omega$  network for various memory and storage configurations. First, we shall assume that N, the number of processors, is a power of two.<sup>\*</sup> Second, we will assume that  $\Omega = \{n, n/2, ..., 2, 1\}$ , where n, the "size" of the  $\Omega$  network, is a power of two. This latter assumption is pragmatic. Recall Theorem 8 of the previous chapter. If n is a power of 2, then  $\Omega = \{n, n/2, ..., 2, 1\}$  results in a network which is minimal in terms of gates.

Our choice of a power of two for the number of processors is not so defensible. Suffice to say that investigation of any specific system where N is not a power of two is beyond the scope of this paper. Additionally, we only consider values of  $N \leq 40\%$ , except where noted otherwise.

Tables I-III show C(x) for various combinations of  $\mu(i, j)$ , v(x), I(m) and  $\Phi(x)$ . Shown along with C(x) are two numbers. The first of these, memory cycles, is the maximum number of memory cycles required to fetch the specified N-vector. For example, if 2 elements of the N-vector lie in the same memory, then at least two cycles of the memory system will be required.

The second number shown with C(x) is the number of network cycles required to pass the N-vector. For example, if  $\Omega \uparrow P$  but  $P = P_1 \cup P_2$  and  $\Omega \uparrow P_1$ ,  $\Omega \uparrow P_2$  then two cycles of the network are required.

In some cases, where N must have an integer square root, we assume N is a power of 4.

In some cases the numbers given for memory cycles and network cycles represent (not necessarily least) upper bounds or lower bounds. This is indicated by the symbols  $\leq$  and  $\geq$  respectively. Table IV is a summary of the results presented in Tables I-III. The numbers shown in Table IV are the maximum of memory cycles or network cycles. As we can see, of the configurations investigated, only Table III-D can handle all 8 of the most frequent types of N-vectors. Before discussing additional pros and cons of these configurations, we will investigate one additional N-vector which sometimes occurs.

Consider the *l*-vector consisting of the elements of small dxd submatrices along the diagonal (see Figure 12). We assume that the first row of the first submatrix goes in order to the first d processors, the next row of this first submatrix to the second d processors, and so on [11].

In all there can be at most  $N \div d^2$  full dxd submatrices in an l-vector where  $l \leq N$ . Thus, there are a total of  $l = (N \div d^2) \times d^2$  elements. We have

 $v(x) = ((x \mod d^2) \div d + d(x \div d^2) + i, (x \mod d^2) \mod d + d(x \div d^2) + j),$ 

and for  $\mu(i, j) = (\sqrt{N}+1)i + 2j$  (Table III-D) we get

$$\mu(v(x)) = (\sqrt{N}+1)[(x \mod d^2 \div d + d(x \div d^2) + i] + 2[(x \mod d^2 \mod d + d(x \div d^2) + j]].$$

This function has yet to yield to analysis. Instead, an exhaustive check was performed using a computer and assuming the same configuration as in Table III-D for

$$N = 4^{k}$$
, where  $k = 2, 3, 4, 5$ .

The results are summarized in Table V. A second check was performed for  $\Omega = \{2N, N/2, ..., 4, 1\}$  and the results were identical to those of Table V.

N processors
N memories
$N \times N$ network
$\mathfrak{p}(\mathbf{x}) = \mathbf{x}$
I(m) = m
u(i,j) = j (straight storage)
$C(x) = (\mu(v(x)), x)$

v(x)		note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	networ <sup>1</sup> cycles
(i, j+x)	rows		j+x	1	1
(i+x, j)	columns	а	j	N	1
(i+x, j+x)	fwd. diag.		j+x	1	1
(i+x, j-x)	rev. diag.		j-x	1	1
(i+(x÷√N), j+(z	k mod √N))				
$\sqrt{N} \times \sqrt{N}$	partitions	b	$j+(x \mod \sqrt{N})$	$\sqrt{N}$	1
(i,.j)					
N broade	cast	с	j	1	l
$(i,j+(x*\sqrt{N})\times n)$	( <u>N</u> )				
√i√ row bi	roadcast	d	$j+(x+\sqrt{N})\times\sqrt{N}$	l	l
$(j + (x \div \sqrt{N}) \times \sqrt{N})$	j)				
√11 column	n broadcast	е	j	$\sqrt{\mathrm{N}}$	1

Table I-A

N processors N memories N  $\times$  N network  $\Phi(x) = x$  I(m) = m  $\mu(i,j) = i+j$  (skewed storage)  $C(x) = (\mu(v(x)), x)$ 

v(x)		note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	networ <sup>1</sup> cycles
(i, j+x)	rows		i+j+x	l	l
(i+x, j)	columns		i+j+x	1	1
(i+x, j+x)	fwd. diag.	f	i+j+2x	2	N/2
(i+x, j-x)	rev. diag.	g	i+j	N	l
(i+(x÷√N), j+(x	$mod \sqrt{N}))$				
$\sqrt{\mathbb{N}}  imes \sqrt{\mathbb{N}}$ partitions		h	$i+j+x+\sqrt{N}+x \mod \sqrt{N}$	$\sqrt{N}$	$\sqrt{\mathrm{N}}$
(i,j)					
N broadca	ast	i	i+j	l	l
$(i,j+(x;\sqrt{N})\times\sqrt{I})$	<u>v</u> )				
$\sqrt{\mathbb{N}}$ row broadcast		j	$i+j+(x+\sqrt{N})\times\sqrt{N}$	l	l
$(i+(x \div \sqrt{N}) \times \sqrt{N},$	j)				
$\sqrt{N}$ column	broadcast	k	$i+j+(x+\sqrt{N})\times\sqrt{N}$	l	l

# Table I-B

N processors  
N memories  
N × N network  

$$\Phi(x) = x$$
  
I(m) = m  
 $\mu(i,j) = 3i+j$  (3 skew  
 $C(x) = (\mu(v(x)), x)$   
 $\eta = \sqrt{N}$ 

v(x)		note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	networ cycles
(i, j+x)	rows		Ji+j+x	l	l
(i+x, j)	columns	l	3(i+x)+j	l	1
(i+x, .j+x)	fwd. diag.	m	4x+3i+j	4	N/4
(i+x, j-x)	rev. diag.	n	2x+3i+j	2	N/2
$(i+(x+\sqrt{N}), j+(x \mod \sqrt{N}))$ $\sqrt{N} \times \sqrt{N}$ partitions				-	-
(i,j) N broadca	ast		3i+j	1	l
$(i, j+(x; \sqrt{N}) \times \sqrt{N})$ $\sqrt{N}$ row broadcast			3i+j+(x÷η)×η	1	l
$(i + (x \div \sqrt{N}) \times \sqrt{N}, \sqrt{N} \circ \sqrt{N}$	j) broadcast			-	-

N processors
N memories
$\mathbb{N} \times \mathbb{N}$ network
$\Phi(\mathbf{x}) = \mathbf{x}$
l(m) = m
$\mu(i,j) = \eta i + j$ ( $\sqrt{N}$ skewing)
$C(x) = (\mu(v(x)), x)$
$\eta = \sqrt{N}$

v (:	x)	note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	network cycles
(i, j+x)	rows		ηi+j+x	1	1
(i+x, j)	columns	0	ηx+ηi+j	$\sqrt{N}$	$\sqrt{N}$
(i+x, j+x)	fwd. diag.	р	(η+l)x+ηi+j	1	1
(i+x, j-x)	rev. diag.	q	(η-l)x+ηi+j	l	1
$(i+(x+\sqrt{N}), j+(x \mod \sqrt{N}))$ $\sqrt{N} \times \sqrt{N}$ partitions		r	x+ηi+j	1	1
(i,j) N broadca	ast		ηi+j	l	l
$(i, j+(x+\sqrt{N}) \times \sqrt{N})$ $\sqrt{N}$ row brow	v) Dadcast	S	·ηi+j+( <b>x</b> ÷η)×η	1	l
$(i+(x \div \sqrt{N}) \times \sqrt{N}, \sqrt{N})$ column	j) broadcast	t	ηi+j+N(x÷η)	$\sqrt{N}$	l

Table I-D

.

N I	oroc	ess	ors		
N n	nemo	orie	s		
$\mathbb{N} \times$	Νr	netw	ork		
Φ(x)	=	x			
](m)	=	m			
µ(i,	,j )	= η	i+j	(√N+1	skewing)
C(x)	=	(μ(	v(x)),	x)	
m -	NI-	+1			

v(x)		note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	network cycles
(i, j+x)	rows		ηi+j+x	l	1
(i+x, j)	columns	u	η(i+x)+j	1	1
(i+x, j+x)	fwd. diag.	v	(η+l)x+ηi+j	₩2	-
(i+x, j-x)	rev. diag.	W	(η-l)x+ηi+j	$\sqrt{N}$	$\sqrt{N}$
$(i+(x \div \sqrt{N}), j+(x \mod \sqrt{N}))$		x	$\eta(x + \sqrt{N}) + \eta i + \eta(x \mod \sqrt{N}) +$		
$\sqrt{\mathbb{N}} \times \sqrt{\mathbb{N}}$ pa	artitions		ηj	>1	~
(i,j)					
N broadca	ist		ηi+j	l	l
$(i,j+(x;\sqrt{N})\times\sqrt{N})$	Ī)				
√N row broadcast		у	$_{,\eta}$ $\eta$ i+j+ $(x \div \sqrt{N}) \times \sqrt{N}(x \div \sqrt{N})$	1	1
$(i:(x*\sqrt{N}) \times \sqrt{N}, j)$		z	$\eta i + j + N(x \div \sqrt{N}) + \sqrt{N} (x \div \sqrt{N})$		
√N column	broadcast			l	l

#### Notes to Table I

a) Since all elements of a column lie in the same memory, i.e.,  $v(x) = (i+x, j), \mu(v(x)) = j$ , that memory must be cycled N times to produce all elements of the column. One might suspect that the networks would also have to be cycled N times. This is not necessarily so. Notice the resulting connection equation C(x) = (j, x) satisfies the condition gcd(a, N) = N since a = 0. Thus, the network can produce the connection  $C(x) = (j, x), 0 \le x \le$ N - 1 by Theorem 4 of the last chapter. So how do we reconcile the fact that our theory says the connection is possible while intuition says it is not.

In fact, there is no real reconciliation. If two different data elements are present at the same input port, then any network would have to be cycled at least twice to pass both elements. We shall simply state that the number shown under network cycles represents the number of cycles required, assuming no multiple data at any input port. Extra cycles required due to such multiple data are reflected in the memory cycles column.

b) The equation  $C(x) = (j + (x \mod \sqrt{N}), x)$  is not of the correct form to be covered by Theorem 4. Thus, we must show that C(x) satisfies definition 3. We assume  $N = 2^k$  where k is even. Thus,  $\sqrt{N} = 2^{k/2}$ . Now we assume x mod  $\sqrt{N} \neq y \mod \sqrt{N}$  (so  $x \neq y$ ), N

and

$$x \equiv y$$
. Then,

(P6)

m

Now, if  $m \leq \sqrt{N}$ , then obviously x mod  $\sqrt{N} \equiv x$  and y mod  $\sqrt{N} \equiv y$ , so m x mod  $\sqrt{N} \not\equiv y \mod \sqrt{N}$ . If m  $>\sqrt{N},$  then we have (since x mod  $\sqrt{N},$  y mod  $\sqrt{N}<\sqrt{N}<m)$ 

$$\begin{array}{c} & \mathbb{P}^{7} \\ \text{x mod } \sqrt{\mathbb{N}} \neq \text{y mod } \sqrt{\mathbb{N}} \rightarrow \text{x mod } \sqrt{\mathbb{N}} \neq \text{y mod } \sqrt{\mathbb{N}} \\ & \mathbb{N} & \sqrt{\mathbb{N}} \end{array}$$

and finally

$$\begin{array}{c} P5 \\ \rightarrow x \mod \sqrt{N} \not\equiv \mod \sqrt{N} \\ m \end{array}$$

Thus,  $\Omega \uparrow P$ , where  $P = \{(x \mod \sqrt{N}, x): 0 \le x < N - 1\}$  so by Theorem 1 (previous chapter)  $\Omega \uparrow P + j$ , where  $P + j = \{(j + (x \mod \sqrt{N}), x): 0 \le x < N - 1\}$ .  $\Box$ 

c) See note (a).

d) Again we must show that  $C(x) = (j + (x \div \sqrt{N}) \times \sqrt{N}, x)$  satisfies definition 3, i.e., for all  $m \in \Omega$ 

$$s(x) \neq s(y)$$
 and  $s(x) \equiv s(y)$  implies  $x \neq y$ .

First, consider the case  $m \ge \sqrt{N}$ . Let  $\eta = \sqrt{N}$ .

We have  $j + (x \div \eta) \eta \neq j + (y \div \eta) \eta$ 

Pl → (x÷η)η ≠ (y÷η)η N

and

$$j + (x + \eta) \eta \equiv j + (y + \eta) \eta$$

$$\stackrel{\text{PL}}{\rightarrow} (x * \eta) \eta \equiv j + (y * \eta) \eta.$$
m

Thus,

$$\begin{array}{ccc} P6 & m \\ \rightarrow & (x + \eta) \eta \neq & (y + \eta) \eta \end{array}$$

Pl2 
$$m/\eta$$
  
 $\rightarrow$   $(x \div \eta) \neq (y \div \eta)$   
Pll  $m$   
 $\rightarrow$   $x \neq y$ .

Now, for  $m\,<\,\eta$  let  $\eta\,=\,m\sigma\,=\,\sqrt{\mathbb{N}}$  . We have

$$\eta(\mathbf{x} + \eta) \neq \eta(\mathbf{y} + \eta)$$

$$N$$

$$P4$$

$$\rightarrow (\mathbf{x} + \eta) \neq (\mathbf{y} + \eta)$$

$$\eta$$

and

$$\eta(\mathbf{x} \mathbf{\dot{*}} \eta) \equiv \eta(\mathbf{y} \mathbf{\dot{*}} \eta)$$
  
m

or

$$m\sigma(x*\eta) \equiv m\sigma(y*\eta)$$
  
m

P4  
→ 
$$\sigma(x \div \eta) \equiv \sigma(y \div \eta)$$
  
1  
P3  
→  $(x \div \eta) \equiv (y \div \eta)$ .

Thus,

 $\begin{array}{ccc} P6 & 1 \\ \rightarrow & x \div \eta \neq y \div \eta \end{array}$   $\begin{array}{cccc} P11 & m\sigma \\ \rightarrow & x \neq y \end{array}$   $\begin{array}{ccccc} P9 & m \\ \rightarrow & x \neq y \end{array}$ 

Thus,  $\Omega \uparrow C(x)$ . The vector v(x) can be fetched without conflict since  $\mu(v(x))$  satisfies definition 6.

f) Divide 
$$v(x)$$
 into two  $N/2$ -vectors:

$$v_1(x) = (i+x, j+x), 0 \le < N/2$$

$$v_{0}(x) = (i+x+N/2, j+x+N/2), 0 < x < N/2$$
.

Then

$$v(x) = v_1(x) \cup v_2(x)$$
, and

 $\mu(v_1(x))$  and  $\mu(v_2(x))$  both satisfy Theorem 9. See also

note (n).

g) See note (a).

h) It is easy to see that there are  $\sqrt{N}$  elements (the reverse diagonal) of the partition in memory  $\mu(v\sqrt{N}-1)$ ) = i+j+  $\sqrt{N}-1$ . Thus, the  $\sqrt{N}$  memory cycles. In order to show that the network cycles are  $\leq \sqrt{N}$ , we divide v(x) into  $\sqrt{N} \sqrt{N}$ -vectors:

$$v_p(x) = (i+p, j+x \mod \sqrt{N}), 0 \le x < \sqrt{N}, 0 \le p < \sqrt{N}$$
.

Then

$$x) = \bigcup_{p=0}^{\sqrt{N}-1} v_p(x)$$

and by the argument in note (b),

77 (

 $\label{eq:alpha} \begin{array}{l} \Omega \ \ \uparrow \ \ C_p(x), \ \ \text{where} \ \ C_p(x) = (\mu(v_p(x)), \ x + p\sqrt{N}), 0 \leq x < \sqrt{N}, \ 0 \leq p < \sqrt{N}. \end{array}$  i) See note (a).

j) See note (d).

k) See note (d).

*l*) Since 3 is prime to any power of 2, C(x) satisfies Theorem 4 and  $\mu(v(x))$  satisfies Theorem 9.

m) The required partition for the memory is:

$$v_p(x) = (i+x, j+x), 0 \le x < N/4, 0 \le p < 4$$

This allows the N-vector to be fetched in 4 cycles.

The partition required for the network is

$$v_{p}(x) = (i+p+Nx/4, j+p+Nx/4), 0 \le x < 4, 0 \le p < N/4$$

and thus (since  $Nx \equiv 0$ ),  $C_p(x) = (4p+3i+j, p+Nx/4), \quad 0 \le x < 4, \ 0 \le p < N/4.$ 

n) An argument similar to m applies here.

o) An argument similar to m applies here.

p) If  $\sqrt{N}$  + 1 is prime to N, then C(x) satisfies Theorem 4 and  $\mu(v(x))$  satisfies Theorem 9.  $\sqrt{N}$  + 1 is prime to 4, 16, 64, 256, 1024, and 4096.

- q) This is true for N = 4, 16, 64, 256, 1024, and 4096.
- r) Note that  $\sqrt{N}(x + \sqrt{N}) + x \mod \sqrt{N} = x$ .
- s) See note (d).
- t) The required partition is

$$v_p(x) = (p+i, j), \quad 0 \le x < \eta$$
  
 $0 \le p < \eta$   
 $\eta = \sqrt{N}$ ,

giving us  $\mu(v_p(x)) = \eta(i+p) + j$ , which satisfies definition 6 since

$$v_p(x) = v_p(y)$$
.

To prove  $\Omega \uparrow C(x)$ , we have

$$\eta i+j+N(x*\eta) \equiv \eta i+j+N(y*\eta),$$

i.e., the source is the same memory element for all data. See note (a).

u)  $\sqrt{N}$  + 1 is prime to N = 4, 16, 64, 256, 1024, and 4096. Thus, this result holds for these N by Theorems 4 and 9.

v) The cycles required here vary since  $\eta + 1 = \sqrt{N} + 2$  is not prime to N = 4, 16, 64, 256, or 1024. The memory cycles vary from 4 for N = 4 to 2 for N = 1024, where in general memory cycles is (Theorem 9)

$$\frac{a}{\alpha}$$
 where  $\alpha = gpf(a, N)$ .

The required number of network cycles is unknown.

w) Note 
$$\eta - 1 = \sqrt{N}$$
. An argument similar to note m applies here.  
x)  $\eta(x \div \sqrt{N} + x \mod \sqrt{N}) + \eta(i+j)$   
 $= \sqrt{N}(x \div \sqrt{N}) + (x \mod \sqrt{N}) + (x \div \sqrt{N}) + \sqrt{N}(x \mod \sqrt{N}) + \eta(i+j)$   
 $= x + (x \div \sqrt{N}) + \sqrt{N}(x \mod \sqrt{N}) + \eta(i+j)$ .

Since  $\mu(v(\sqrt{N}-1)) \equiv \mu(v(N-\sqrt{N})) \equiv \eta(i+j)$ , we know that memory cycles N N

are > l.

y) See note (d).  
z) Since N(
$$x \div \sqrt{N}$$
)  $\equiv 0$ ,  
N  
 $\mu(v(x)) \equiv \eta i + j + (x \div \sqrt{N}) \times \sqrt{N}$ .

See note (d).

N processors

2N memories

2Nx2N network

- $\Phi(\mathbf{x}) = \mathbf{x}, \quad \mathbf{0} \leq \mathbf{x} < \mathbf{N}$
- I(m) = m,  $0 \leq m < 2N$
- $\mu(i,j) = j$  (straight storage)
- $C(x) = (\mu(v(x)), x), \quad 0 \le x < N$

	$v(x)$ , $0 \le x < N$	note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	networ cycles
(i, j+x)	rows		j+x	l	l
(i+x, j)	columns	а	j	N	l
(i+x, j+x)	fwd. diag.		j+x	l	1
(i+x, j-x)	rev. diag.		j-x	l	l
$(i+(x \div \sqrt{N}), \sqrt{N} \times \sqrt{N})$	j+(x mod √N)) I partitions	Ъ	$j+(x \mod \sqrt{N})$	$\sqrt{\mathrm{N}}$	l
(i,j) N br	oadcast		j	l	l
(i,j+(x÷√N) √N ro	$\times \sqrt{N}$ ) w broadcast		.j+(x÷√N)×√N	1	l
$(i+(x \div \sqrt{N}) \times \sqrt{N} co$	(√N, j) lumn broadcast	с	j	$\sqrt{N}$	l

N processors

2N memories

2N×2N network

- $\Phi(\mathbf{x}) = \mathbf{x}, \quad 0 \leq \mathbf{x} < \mathbb{N}$
- l(m) = m,  $0 \leq m < 2N$
- $\mu(i, j) = 2i+j$  (2-skew, 1-skip)
- $C(x) = (\mu(v(x)), x), 0 \leq x < N$

v(x),	$0 \le x < N$	note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	networ! cycles
(i, j+x)	rows		2i+j+x	1	1
(i+x, j)	columns	d	2x+2i+j	1	<u>N</u> 2
(i+x, j+x)	fwd. diag.		3x+2i+j .	l	1
(i+x, j-x)	rev. diag.		x+2i+j	1	1
(i+(x÷√N), j+(x mo	d $\sqrt{N}$ ))				
$\sqrt{N}$ $\times$ $\sqrt{N}$ partitions		е	$2(x \cdot \sqrt{N}) + 2i + j + x \mod \sqrt{N}$	$\sqrt{\mathrm{N}}$	-
(i,j)					
N broadcast	,		2i+j	l	l
$(i,j+(x+\sqrt{N})\times\sqrt{N})$					
√N row broad	cast	f	.2i+j+(x÷√N)× √N	1	1
$(i + (x \div \sqrt{N}) \times \sqrt{N}, j)$					
√N column br	oadcast	g	2i+j+2√N(x÷√N)	l	1

1.14

Table II-B

Notes to Table II

a) See note (a), Table I.
b) See note (b), Table I.
c) See notes (a) and (b), Table I.
d) Theorem 9 is satisfied since x < Mα/a = 2N·1/2 = N .</li>

See note (n), Table I.

e) Partition 
$$v(x)$$
,  $0 < x < N$ 

into

$$\mathbf{v}_{\mathbf{p}}(\mathbf{x}) = (\mathtt{i} + p \sqrt{\mathtt{N}}, \ \mathtt{j}), \quad \mathtt{O} \leq \mathtt{x} < \sqrt{\mathtt{N}}, \quad \mathtt{O} \leq \mathtt{p} < \sqrt{\mathtt{N}} \ .$$

Then since  $\mu(v_p(x))$  satisfies Theorem 9 and

$$v(\mathbf{x}) = \bigcup_{p=0}^{\sqrt{N}-1} \mathbf{v}_{p}(\mathbf{x}) \cdot \mathbf{v}_{p=0}^{m}(\mathbf{x}) \cdot \mathbf{v}_{p=0}^{m}(\mathbf{x}) \mathbf{v$$
$\mathbb{N}$  processors

2N memories

2Nx2N network

- $\Phi(\mathbf{x}) = 2\mathbf{x}, \quad 0 \leq \mathbf{x} < \mathbb{N}$
- l(m) = m,  $0 \leq m < 2N$
- $\mu(i, j) = j$  (straight storage)
- $C(x) = (\mu(v(x)), 2x), \quad 0 \le x < N$

	$v(x)$ , $0 \leq x < N$	note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	network cycles
(i, j+x)	rows	а	j+x	l	1
(i+x, j)	columns	Ъ	j	N	1
(i+x, j+x)	fwd. diag.		j+x	l	1
(i+x, j-x)	rev. diag.		j-x	l	1
$(i+(x \div \sqrt{N}), j+(x \mod \sqrt{N}))$ $\sqrt{N} \times \sqrt{N}$ partitions		с	j+x mod $\sqrt{N}$	$\sqrt{\mathbb{N}}$	l
(i,j) N bro	adcast		j	1	l
(i,j+(x÷√N) √N row	$\times \sqrt{N}$ )	d	·j+(x √N) √N	1	l
$(i+(x \div \sqrt{N}) \times \sqrt{N} col$	√N, j) umn broadcast	е	j	$\sqrt{N}$	l

Table III-A

N processors 2N memories 2N×2N network  $\Phi(x) = 2x, \quad 0 \le x < N$   $I(m) = m, \quad 0 \le m < 2N$   $\mu(i,j) = 2i+j$  (2-skew, 1-skip)  $C(x) = (\mu(v(x)), 2x), \quad 0 \le x < N$ 

	$v(x)$ , $0 \le x < N$	note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	networ cycles
(i, j+x)	rows		2i+j+x	1	l
(i+x, j)	columns	f	2i+2x+j	1	l
(i+x, j+x)	fwd. diag.		3x+2i+j	1	l
(i+x, j-x)	rev. diag.		x+2i+j	l	1
(i+(x÷√N), j	$+(x \mod \sqrt{N}))$				
$\sqrt{\mathbb{N}}  imes \sqrt{\mathbb{N}}$ partitions		g	2i+j+2(x÷√ $\overline{N}$ )+ x mod $\sqrt{N}$	$\sqrt{\mathbb{N}}$	-
(i,j)					
N bro	adcast		j	l	l
$(i, j+(x;\sqrt{N}))$	$\times \sqrt{N}$ )				
√N row	broadcast	h	2i+j+(x÷√N) √N	l	1
$(i+(x*\sqrt{N}) \times$	√N, j)		·		
√N co]	umn broadcast	i	2i+j+2(x÷√N) √N	l	l

Table III-B

N processors

2N memories

2N×2N network

- $\Phi(\mathbf{x}) = 2\mathbf{x}, \quad 0 \leq \mathbf{x} < \mathbb{N}$
- $I(m) = m, \quad 0 \leq m < 2N$
- $\mu(i,j) = i+2j$  (l-skew, 2-skip)
- $C(x) = (\mu(v(x)), 2x), \quad 0 \le x < N$

	$v(x)$ , $0 \leq x < N$	note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	network cycles
(i, j+x)	rows	j	i+2j+2x	l	l
(i+x, j)	columns		x+i+2j	l	l
(i+x, j+x)	fwd. diag.		3x+2j+i	l	l
(i+x, j-x)	rev. diag.		x+2j+i	l	l
$(i+(x + \sqrt{N}), j+(x \mod \sqrt{N}))$ $\sqrt{N} \times \sqrt{N}$ partitions		k	x÷√N+i+2j+2(x mod √N)	<u>√</u> <u>N</u> 2	√ <u>N</u> 2
(i,j) N br	roadcast		i+2j	l	l
(i,j+(x∻√N) √N ro	$(\times \sqrt{N})$ w broadcast	L	· i+2j+2(x <b>⊹√</b> N) √N	1	1
$(i+(x+\sqrt{N}) \times \sqrt{N} co$	(√N, j) Dumn broadcast	m	2i+j+(x <b>⊹√</b> N) √N	1	1

Table III-C

N. processors

2N memories

2N×2N network

v (2	$(), 0 \leq x < N$	note	$\mu(\mathbf{v}(\mathbf{x}))$	memory cycles	networ cycles
(i, j+x)	rows	n	ηi+2j+2x	1	1
(i+x, j)	columns	0	ηi+2j+ηx	l	1
(i+x, j+x)	fwd. diag.	p	(η+2) <b>x</b> +η <b>i</b> +2j	l	1
(i+x, j-x)	rev. diag.	q	(η-2)x+ηi+2j	l	1
(i+(x $\div\sqrt{N}$ ), j+(x mod $\sqrt{N}$ )) $\sqrt{N} \times \sqrt{N}$ partitions		r	$\eta(x \div \sqrt{N}) + \eta i + 2j + 2(x \mod \sqrt{N})$	l	l
(i,j) N broadca	st		ηi+2j	l	1
$(i, j+(x \div \sqrt{N}) \times \sqrt{N})$ $\sqrt{N}$ row bro	ī) padcast	S	ηi+2j+2√N(x÷√N)	l	1
$(i+(x \div \sqrt{N}) \times \sqrt{N}, \sqrt{N})$	j) broadcast	t	ηi+2j+η $\sqrt{\mathbb{N}}(x*\sqrt{\mathbb{N}})$	1	1

Notes, Table III

a) Note that C(x) is now  $(\mu(v(x)), 2x)$ .

- b) See note (a), Table I.
- c) See note (b), Table II.
- d) See note (d), Table I.
- e) See notes (a) and (b), Table I.

f) Note that 2x + 2i + j satisfies Theorem 9, since x < N. Also, C(x) = (2x, 2x) satisfies Theorem 4.

g) See note (e), Table II.

- h) See note (d), Table I.
- i) See note (d), Table I.
- j) See note (f), Table III.
- k) Note that

$$2(x \mod \sqrt{N}) = 2x \mod 2\sqrt{N}$$
.

Partition v(x),  $0 \le x < N$  into

$$v_{p}(x) = (i+(x \div \sqrt{N})+2p, j+(x \mod \sqrt{N})),$$
  

$$0 \le x < 2\sqrt{N},$$
  

$$0 \le p < \sqrt{N/2}.$$

Then  $\mu(\mathbf{v_p}(\mathbf{x}))$  satisfies Theorem 9 since  $\mathbf{x} < 2 \sqrt{N} < 2N$ , and

$$\mathbf{v}(\mathbf{x}) = \bigcup_{\mathbf{p}=\mathbf{0}}^{\sqrt{N/2}} \mathbf{v}_{\mathbf{p}}(\mathbf{x}).$$

and

$$v(x) = \bigcup_{p=0}^{\sqrt{N}/2} v_p(x)$$

These same partitions satisfy Theorem 4.

l) The result follows from note (d), Table I, and P2.

m) See note (d), Table I.

n) Theorem 9 is satisfied since x < 2N/2. Theorem 4 is also satisfied (since  $\Phi(x) = 2x$ ).

o)  $\sqrt{N}$  + 1 is prime to 2N for N = 4, 16, 64, 256, 1024, or 4096. Thus, Theorems 4 and 9 are satisfied again.

p)  $\eta + 2 = \sqrt{N} + 3$ .  $\sqrt{N} + 3$  is prime to 2N for N = 4, 16, 64, 256, 1024, or 4096.

q)  $\eta$  - 2 =  $\sqrt{N}$  - 1.  $\sqrt{N}$  - 1 is prime to 2N for N = 4, 16, 64, 256, 1024, or 4096.

r) An exhaustive check of the function

 $C(x) = ((\sqrt{N}+1)(x \div \sqrt{N}) + 2(x \mod \sqrt{N}), 2x), 0 \le x \le N - 1$ 

was made by computer for N = 4, 16, 64, 256, 1024, and 4096. In all cases, definitions 3 and 6 were satisfied. The required connections then follow by Theorem 1.

s) We have

But

 $\eta i + 2j + 2\sqrt{N}(x \div \sqrt{N}) \equiv \eta i + 2j + 2\sqrt{N}(y \div \sqrt{N})$ 

$$\stackrel{\text{PI}}{\to} 2\sqrt{\mathbb{N}}(x \div \sqrt{\mathbb{N}}) \equiv 2\sqrt{\mathbb{N}}(y \div \sqrt{\mathbb{N}})$$
  
m

$$\eta i + 2j + 2\sqrt{N}(x \div \sqrt{N}) \neq \eta i + 2j + 2\sqrt{N}(y \div \sqrt{N})$$

P1  

$$\rightarrow 2\sqrt{N}(x_{\div}\sqrt{N}) \neq 2\sqrt{N}(y_{\div}\sqrt{N})$$
  
2N

These two results give us

$$\begin{array}{rcl} P6 & & m \\ \rightarrow & 2\sqrt{N}(x \div \sqrt{N}) & \not\equiv & 2\sqrt{N}(y \div \sqrt{N}) \end{array} \\ \\ & \text{Since } 2\sqrt{N}(x \div \sqrt{N}) & = & (2y\sqrt{N}) \div (2N) \end{array} \end{array}$$

we get

P11 
$$2\sqrt{N} \times \neq 2\sqrt{N}$$
  
P12  $2\sqrt{N} \times \neq 2\sqrt{N}$   
P12  $2x \neq 2y$   
P9  $m = 2x \neq 2y$ .

Thus, definition 3 is satisfied. Definition 6 is satisfied since it is satisfied for rows (see note (d), Table I).

t) We have

$$\eta_{1} + 2j + \eta \sqrt{N} (x \div \sqrt{N}) \equiv \eta_{1} + 2j + \eta \sqrt{N} (y \div \sqrt{N})$$

Pl  

$$\rightarrow \eta \sqrt{N}(x \div \sqrt{N}) \equiv \eta \sqrt{N}(y \div \sqrt{N}), \text{ where } \eta = \sqrt{N} + 1$$

Again,  $\eta$  is prime to 2N for 2N=2<sup>k</sup>, so

$$\stackrel{P3}{\rightarrow} \sqrt{N}(x \div \sqrt{N}) \equiv \sqrt{N}(y \div \sqrt{N}) .$$
m

But

$$\eta \mathbf{i} + 2\mathbf{j} + \eta \sqrt{\mathbb{N}} (\mathbf{x} \cdot \sqrt{\mathbb{N}}) \neq \eta \mathbf{i} + 2\mathbf{j} + \eta \sqrt{\mathbb{N}} (\mathbf{y} \cdot \sqrt{\mathbb{N}})$$
$$2\mathbb{N}$$

Pl, 3  

$$\rightarrow \sqrt{N}(x \div \sqrt{N}) \neq \sqrt{N}(y \div \sqrt{N})$$
  
2N

P6  
→ 
$$\sqrt{N}(x \div \sqrt{N}) \neq \sqrt{N}(y \div \sqrt{N})$$
.  
Since  $\sqrt{N}(x \div \sqrt{N}) = (x \sqrt{N}) \div N$ , we  
 $(x \sqrt{N}) \div N \neq (y \sqrt{N}) \div N$   
P11  
→  $\sqrt{N} x \neq \sqrt{N} y$   
P9  
→  $\sqrt{N} x \neq \sqrt{N} y$   
P12  
 $2\sqrt{N} x \neq 2\sqrt{N} y$   
P12  
 $2\sqrt{N} x \neq 2\sqrt{N} y$   
P12  
 $2\sqrt{N} x \neq 2\sqrt{N} y$   
P12  
 $2x \neq 2y$   
P9  
 $2x \neq 2y$ .

So

Thus, definition 3 is satisfied since

$$s(x) \neq s(y) \land s(x) \equiv s(y) \rightarrow d(x) \neq d(y) .$$

Definition 6 is satisfied by an argument similar to note (s), Table III.

64

get

That is, since there are no memory conflicts for columns, and since the  $\sqrt{N}$  column broadcast involves fetching only  $\sqrt{N}$  elements out of N in a column, then there cannot be any memory conflicts in a  $\sqrt{N}$  column broadcast. That there are no memory conflicts for a column fetch follows from the fact that  $\sqrt{N} + 1$  is prime to  $2N = 2^k$ . Thus, Theorem 9 is satisfied since the greatest factor of  $\sqrt{N} + 1$  prime to 2N is  $\sqrt{N} + 1$ ,

$$gpf(\sqrt{N}+1, N) = \sqrt{N} + 1$$

and so it is only required that x be less than M = 2N,

$$x < \ell < M = 2N$$

Thus

$$\mathbf{x} \neq \mathbf{y} \text{ and } \mu(\mathbf{v}(\mathbf{x})) \equiv \mu(\mathbf{v}(\mathbf{y}))$$

or

$$(\sqrt{N}+1)(x+i) + 2j \equiv (\sqrt{N}+1)(y+i) + 2j$$
  
M

$$\rightarrow \qquad (\sqrt{N}+1)(x+i) \equiv (\sqrt{N}+1)(y+i)$$
M

 $\begin{array}{ccc} P3 \\ \rightarrow & x+i \equiv y+i \\ & M \end{array}$ 

 $\rightarrow$  (x+i,j) = (y+i,j) since x,y < M

 $\rightarrow$  v(x) = v(y) .

Summar
. VI
Table

Table Number	I-A	I-B	I-C	I-D	I.E	II-A	II-B	III-A	III-B	TIL-C	III-D
rows	Г	1	Ļ	Т	l	FI.	1	1	1	l	1
columns	Ν	1	-	M	1	Ņ	12	Ν	l	l	Т
fwd. diag.	-1	N/2	1/h	-1	<b>2</b> CU	-1	FI	-1	1	-	l
rev. diag.	r-1	N	N/2	-1	M	Ч	Т		1	Ч	Ч
$\sqrt{\mathrm{W}}$ $ imes$ $\sqrt{\mathrm{W}}$ partition	M∕	<u>N</u> V-	I	1	۲۷	M	$\geq \sqrt{N}$	M	$\geq \sqrt{N}$	N C	Ч
broadcast	H	Ц	Т	гI	1	1	Т	1	Н	1	-1
$\sqrt{\mathrm{N}}$ row broadcast	Ţ	Ч	1	T	Л	-1	l	l	Ţ.	Т	Ţ
VN column broadcast	M∕	Ţ	1	Μ	Л	M	l	M	l	J	Т
memories	Ν	Ν	Ν	Ν	Ν	2N	2N	2N	2N	2N	2N
skew	0	-1	2	M	√ <u>N</u> +1	0	5	0	S	l	$\sqrt{\mathbb{N}}+\mathbb{I}$
skip	Ч	Ч	J	Ч	L	Ч	l	1	1	N	Q
$\Phi(\mathbf{x})$	ж	х	х	х	х	×	x	Рх	2x	2x	2x



N

Figure 12. Storage of  $d \times d$  Submatrices Along the Diagonal

		-	Statement of the local division of the local	The second se	and the second se
7	cycles network	I	L1	5 N	⊲ ∧I
	слстег тетогл	I		1	CJ ∧I
	слстег петмотк	1	-1	در ۱۸	0 <b>V</b>
Q	cAcTes memorA	1	Г	CJ 	Т
	сЛстег иетмоцк	I	Ъ	۲> ۲>	N N
5	cAcTez memory	I	· H	H	1
+	слстег иетмоцк	Ц	S	N 2	0 ا
1	cAcJez memorA	Т	5	۲ ۲	5 1
5	слстег петмогк	Т	S	<b>I</b> >2	22
	cAcTez memorA	н	Ŋ	5	5 5
	слстег иетмоък	Q	Q	CJ  \	22
CU	ςλςτεε πεmoιλ	Ч	-1	N N	<ul><li>√1</li></ul>
q	Ν	16	64	256	1024

Table V. Small Blocks on the Diagonal

## 3.5 Additional Considerations, Cost

Tables I-V give us a pretty good idea of the performance of the  $\Omega$  network on certain highly frequent N-vectors. We will not discuss these results any further in this chapter. (In a later chapter we will compare these results with similar results from other types of networks). We will, however, discuss several questions raised by these results.

First, it seems apparent that using 2N memories yields fewer memory conflicts than a system with N memories. In fact, purely combinatorial arguments tell us that of a total of  $\binom{N^2}{N} = \frac{(N^2)!}{(N^2 - N)!N!}$  possible distinct Nvectors in an N × N array, the N memory system can deliver N!N<sup>N</sup> without conflict, while the 2N memory system can deliver  $\frac{(2N)!N^N}{N!O^N}$  without conflict.

But we must ask: What is the difference in cost between an N memory system and a 2N memory system? Let us assume that the total storage capacity of both systems is equal, e.g., each memory in the N memory system can store K words while each memory in the 2N memory system can store K/2 words.

There is some evidence which suggests that at least the cost of the basic memory components would be the same. For example, Intel supplies a solid state memory board which can be configured either as  $4K \times 18$  bit words or  $8K \times 9$  bit words. However, the total cost of a memory system is primarily determined by the cost of power supplies, packaging, inter-connections, etc., and thus further analysis of this

<sup>&</sup>quot;The assumption is made that all  $N^2$  elements of the N  $\times$  N array are evenly distributed among all N or 2N memories.

problem is beyond the scope of this paper. We will simply assert that it is not unlikely that the cost of a 2N memory system would not be prohibitively greater than the cost of an N memory system when the total cost of the computer system is considered.

Another question which arises is the relative cost of a  $2N \times 2N \Omega$ network versus an  $N \times N \Omega$  network. As we shall see in a later chapter, the number of gates in an  $N \times N \Omega$  network (including control circuitry) is on the order of

 $\frac{5\mathrm{N}}{2}(\mathrm{d} + \log_2(\log_2 \mathrm{N})) \, \log_2 \mathrm{N}$  ,

where d is the number of bits per data word. The gate ratio of a  $2N \times 2N \Omega$  network to an  $N \times N$  network is approximately 2. (This should be compared with a ratio of 4 for a crossbar switch).

Finally, it might be argued that each memory in a 2N memory system only needs to be half as fast as each memory in an N memory system in order to provide the same effective memory bandwidth. This argument is valid only if successive N-vectors do not interfere with each other. While an analysis of successive N-vector interference is beyond the scope of this work, it seems obvious that this interference could be significant and so the argument justifying slower memories would not hold.

# 3.6 Summary

In this chapter we have explored several memory systems in conjunction with various memory equations. We have shown that in almost all cases the  $\Omega$ network performs at least as well as the memories themselves. That is, in almost all cases, if the N-vector can be accessed without memory conflict, then the  $\Omega$  network can establish the necessary memory-processor connection.

In the next chapter we will discuss actual implementation of  $\Omega$  networks. This will be followed in later chapters by comparisons with various other switching networks which have been proposed in the literature.

#### 4. CONSTRUCTION OF SEVERAL $\Omega$ NETWORKS

In this chapter we will present several implementations of  $\Omega$  networks. Of course, many implementations are possible but we will present only a few which represent various extremes of design. The first design is probably the simplest design possible. It is somewhat slow, due to the fact that it operates in bit serial mode. It might be useful in applications requiring the switching of bit serial data, such as switching data between tracks of a rotating memory.

The second design is a more general network which might be used for the processor-memory connections discussed earlier. Finally, we will discuss a particular interconnection of processors which is surprisingly related to  $\Omega$ networks.

## 4.1 A Bit Serial Ω Network

This  $\Omega$  network, shown in Figure 13, will be constructed from elements shown in Figure 14. (Notice that the two center NAND gates form a bistable device). The network operates as follows. The network is first reset by using the reset lines which are common to all elements. Associated with each input is a  $\log_2 n$  bit number which represents the number of the output port to which that input port is to be connected (the destination tag). This number is inserted bit serially into each input port, most significant bit first. Each element then transmits these bits

$$A = C, B = D.$$

As the i-th most significant bit is fed into the network, the strobe signal is turned on momentarily in the i-th stage (from the left). This strobe signal allows the bistable pair of NAND gates to be switched, and if A = 1, then the element will begin transmitting A = D, B = C; otherwise, it will continue to





Figure 14. One Element of a Bit Serial  $\Omega$  Network Constructed from NAND Gates

transmit A = C, B = D.

Now assume there are no conflicts as defined in Chapter 2. Then it can be shown (refer to Figure 10 in Chapter 2) that both streams entering an element of the i-th stage (from the left) must be equal in the first i-l most significant bits and must be unequal in the i-th most significant bit position. Thus, the i-th stage is strobed when the i-th most significant bits are present at the inputs. (If there are no conflicts, then these bits are unequal). If A = 0 at this time, then the element remains in state A = C, B = D. Otherwise, A = 1 and the element enters state A = D, B = C. The strobe is now turned off which effectively locks the element in this state until the **reset signals are** used. Thus, the network is being switched according to Algorithm 2 of Chapter 2 as long as there are no conflicts.

Now there are two problems. First, if a conflict does arise, the network will produce an erroneous connection. (The destination tags could be examined as they emerge from the outputs to determine if the correct connection was established). Second, it is impossible to set up any one-to-many connections. (Recall these are allowed in the generalized  $\Omega$  network presented in Chapter 2). Nevertheless, this network may prove useful in some applications.

Notice in Figure 14 that each element requires 9 NAND gates. Thus, the total number of gates required for the network is  $9 \times \frac{n}{2} \log_2 n$  or  $\frac{9}{2}$  n  $\log_2 n$ . Further examination of Figure 14 reveals that 3 gate delays are needed for switching and 2 for transmission through each element. This, together with the bit serial nature of transmission, reveals that

 $\log_2 n$  $\sum_{i=1}^{n} \beta + 2i = 2\log_2 n + (\log_2 n)^2$  gate delays are required to properly switch

the network.

This could be reduced to  $5\log_2 n$  by the addition of appropriate latching registers and clock signals.

We will now turn to a more complicated  $\Omega$  network.

#### 4.2 A Better Network

In the previous network when a conflict arises, one of the inputs is switched in the "wrong" direction. This wrongly switched input can, in a later stage, cause other inputs to be wrongly switched. The network which we will now discuss prevents this by associating a validity signal with each input. As soon as an input is switched in the wrong direction, its validity signal is turned off and thus the wrongly switched input is prevented from influencing later switching decisions.

Additionally, this network will be capable of producing one to many connections (broadcasts) as discussed in Chapter 2. This is accomplished by using source tags rather than destination tags. A source tag is a number associated with each output port which represents the input to which that output port is connected.

This network is divided into one "control plane" and one or more "data planes" as shown in Figure 15. Signals generated by the control plane are used to control the switching of the data planes. Each plane is similar (at least topologically) to Figure 13. Notice that the control signals will flow from right to left while the data will be transmitted from left to right.

We begin by designing the "control plane" for this  $\Omega$  network. The control plane generates signals which are fed to the switches in each data plane of the  $\Omega$  network. Refer to Figure 16. On the right edge are n shift registers of  $\log_2 n$  bits each. Each of these shift registers contain the number of the input port to which this output is to be connected. The least



Figure 15. The Control and Data Planes of an  $\boldsymbol{\Omega}$  Network



significant bit of each of these registers is connected to the inputs of the control plane as shown in Figure 16. Generally, each stage of the control plane will be "set up" during one major clock. The entire plane is thus set in log<sub>2</sub>n major clocks. During the i-th major clock, the i-th stage (from the right) is strobed allowing the signal from the current least significant bit to set the switching and memory of each block in the stage. Then the source tag registers are shifted allowing the next least significant bit to be switched through the i-th stage to the (i+1)-th stage where this process is repeated.

The following signals are used in each element of the control plane (refer to Figure 17):

Strobe:	enables setting of the flip flops
A:	upper output tag
B:	lower output tag
V <sub>A</sub> :	upper output validity
V <sub>B</sub> :	lower output validity
C:	upper input tag
D:	lower input tag
V <sub>C</sub> :	upper input validity
V <sub>D</sub> :	lower input validity
F <sub>C</sub> :	upper switching signal for data switch
F <sub>D</sub> :	lower switching signal for data switch
Reset:	resets both flip flops

A special situation arises if an attempt is made to switch both inputs to the same output in this control plane. This may arise if a broadcast connection is being set up (i.e., two network outputs requesting connection to the same network input) or in the case of a genuine conflict. When



this happens, the signals which will control the data planes are set to connect the broadcast connection but the switch of the control plane is set to transmit only one of the tag signals correctly. The other tag signal is transmitted incorrectly but its associated validity signal is set to zero. (Note that the validity signals may also be used to indicate that a given network output port requires no connection).

Thus, each source tag travels bit by bit from right to left through the control plane. Each bit causes a given stage to switch the next bit through to the next stage.

The logic diagram of one element of the control plane is shown in Figure 18. The two flip flops are set or reset by their respective input (C or D) provided they are enabled by the strobe signal. (These flip flops are the same as the three gate devices shown in Figure 14). The outputs of these flip flops control subsequent transmission of this element in addition to the switching of corresponding elements of each data plane (see Figure 20). Associated with each tag input signal (C or D) are two validity signals  $(V_C \text{ or } V_D)$ . These validity signals indicate whether or not the corresponding tag signal is valid. (A tag signal is invalid if it was incorrectly switched in a previous stage or if the corresponding network output port is not requesting a connection).

The logic equations are determined as follows. First, the flip flops are strobed and set or reset as C and D are set or reset. The various transmission states of this element are shown in Figure 19. Numbers on the right of each box correspond, top to bottom to C,  $V_{\rm C}$ , D, and  $V_{\rm D}$ , respectively. Lines in each box represent connections and the numbers on the right indicate transmitted validity signals ( $V_{\rm A}$ ,  $V_{\rm B}$ ). Don't care conditions were chosen to







Figure 19. Transmission States of One Control Element

minimize gate counts.

As mentioned earlier, the signals from one of these control planes will be used to control the switching of one or more data planes. Each data plane consists of  $\log_2 n$  stages of n/2 elements. One such element is shown in Figure 20. Notice that the switching of this element is controlled by the signals  $F_C$ ,  $F_D$ , which are generated by the corresponding element of the control plane (see Figure 3). Figure 21 shows the states of this data switching element. The numbers above each box represent values of  $F_C$  and  $F_D$ , respectively.

In summary then, each output requests connection to a particular input port by placing the number of that port in the source tag register. The control plane is then clocked  $\log_2 n$  times after which the data planes are set to provide some or all of the specified connections between inputs and outputs. If the requested connection does not create conflicts in the sense defined in Chapter 2, then the resulting connection will be the requested connection. If there is a conflict, then some output(s) will not be connected to their requested input. For example, refer to Figure 16. Assume output 0 requests connection to input 0 and output 2 to input 4. Then the first element of the middle stage of Figure 16 will be placed in state f (Figure 19). At this point the request from output 2 will be effectively cancelled, since its validity signal is turned off and in fact output 2 will be connected via the data planes to input 0 instead of 4.

In many cases it would be desirable to detect this condition. This can be done by including a log<sub>2</sub>n bit source tag along with each element of data at the inputs. After the data is sent through the network each output port checks the source tag received against the source tag requested. Lack





of equality indicates a conflict occurred, and the process must be repeated to process the unsatisfied requests.

We have discussed in some detail the construction of the control and data planes of an  $\Omega$  based network which allows broadcast patterns and is capable of detecting conflicts. If we assume that a flip flop requires 3 gates, then a control plane requires  $\frac{n}{2} \log_2 n$  elements of 22 gates (see Figure 16) for a total of lln  $\log_2 n$  gates. Each data plane has  $\frac{n}{2} \log_2 n$ elements of 8 gates for a total of 4n  $\log_2 n$  gates. If there are d data planes, then the entire network requires (4d+11)n  $\log_2 n$  gates.

Examination of Figure 18 reveals that transmission through a stage requires 3 gate delays and switching of a stage required 3 gate delays. Thus,

 $\log_2 n$ it requires  $\sum_{i=1}^{2} j(i-1) + 3 = \frac{3}{2}(\log_2 n + (\log_2 n)^2)$  gate delays to switch the entire network. This could be changed to  $\log_2 n$  by the addition of appropriate latches between stages.

# 4.3 Processor-Processor Connections

As readers may have noticed, the topology of the  $\Omega$  network is equivalent to that of the last  $\log_2 n$  stages of both the bitonic sorting networks discussed by Batcher [4] and the binary switching networks discussed by Benes [5]. This in itself is somewhat surprising. It is even more surprising to discover that the interconnections between stages turn out to be the "perfect shuffle" connection discussed by Pease[9] and Stone [12]. We will not present a proof of this result but it can be **easily** seen by examining Figure 22, which is the same binary  $\Omega$  network we have been discussing all along. While it appeared earlier (Figure 13) that each pair of stages was





interconnected differently, (it was expedient to draw them this way to facilitate understanding of how they worked), in fact, a reordering of elements in each stage allows them to be drawn as shown in Figure 22. Thus, it becomes clear that the stage interconnections are identical for each stage. (The numbers on each element indicate their original order as shown in Figure 13).

Since each stage is identical, it appears that it might be possible to save more gates and build just one stage of an  $\Omega$  network, add some registers, and simply recycle this stage  $\log_2 n$  times. We will now examine some particularly effective ways of doing this.

Assume that we have N processors interconnected by the perfect shuffle, as shown in Figure 23. This interconnection was proposed by Stone [12]. The new results, effectively proved in Chapter 2, is that shifts and other patterns required by our solution to the memory conflict problem can be performed in exactly  $1 + \log_0 N$  cycles. This is accomplished as follows.

Each processor will have as many as two data words which need to be transmitted to another processor (possibly itself). Associated with each data word will be a  $\log_2 N$  bit destination tag and a one bit validity indicator. Assume these interconnections are wide enough to allow parallel transmission of d bits of data,  $\log_2 N$  bits of tag and one extra bit. During each cycle the contents of the output registers (see Figure 24) which contain data, tag and validity information are sent via the shuffle connection to the input registers of other processors. Then, depending on the tags and validity bits, the two input registers in each processor may exchange or not as they are gated to the output registers. (It should be noted that one to many connections are not possible using this scheme, but another scheme similar to section 2 of this



Figure 23. Four Processors Connected by the Perfect Shuffle



Figure 24. Internal Registers Required for the Processor Interconnection Scheme

chapter is possible which does allow broadcast type connections).

From Chapter 2, we know that any permutation of n numbers which satisfies definition 3 of that chapter can be produced in  $\log_2 n$  cycles. Since n = 2N, this becomes  $1 + \log_2 N$  cycles. In addition, we know that any permutation can be done in  $\log_2 n(\log_2 n+1)/2$  cycles. This latter result follows from Batcher's work [4], and the facts that the stage interconnections in the Batcher network are perfect shuffles and that the only data dependent information required by a Batcher element can be obtained from the inputs to that element. It is not known at this time whether or not  $\log_2 n(\log_2 n+1)/2$  is a least upper bound, given the above constraints.

One additional result which follows from Batcher is that we can sort 2N numbers using this same hardware.

# 4.4 Summary

It is difficult to summarize the results of this chapter in terms of actual numbers. In one case we took existing processors, possibly modified them, and formed an  $\Omega$  network. The primary cost here would not be determined by gates (which presumably are already available in the processors) but by wires, drivers, connectors, etc. In two other cases we actually designed separate  $\Omega$  networks. We can say that any permutation which satisfies definition 3 of Chapter 2 can be produced in time on the order of  $\log_2 n$  cycles and with an order of n gates/stage.

Thus, we have a number of options available:

- I. Processor-processor connections.
  - A. Advantages: possibly cheaper due to the use of already existing gates and can be used to implement a bitonic
sorter with almost no extra logic.

- B. Disadvantage: during each cycle, some input must travel a distance of N/2 processors. If the processors are large or there are a lot of them, the wire lengths involved may be a problem.
- II. Separate networks.
  - A. Multistage.
    - 1. Advantages: size and thus wire lengths are smaller.
    - 2. Disadvantage: cost in terms of gates.
  - B. Single stage.
    - Advantages: size and wire lengths are smaller than processor-processor connections; uses fewer gates than the multistage networks.
    - 2. Disadvantage: probably slower than multistage due to extra clocking requirements and I/O registers.
  - C. Multistage pipelined.
    - 1. Advantages: size and wire length are smaller than processor-processor connections, higher bandwidth.
    - Disadvantages: cost in terms of gates for the necessary interstage registers and in terms of extra transmission time due to these registers and extra clocking.

It should also be pointed out that it is not necessary to build these networks using binary elements. Larger elements, consistent with the particular implementation technology, can be used with no loss in capability (Theorem 6, Chapter 2) and yield a possibly faster network.

In the next chapter we will review some other networks which might be adaptable to memory-processor connection networks and we will compare these

networks with  $\boldsymbol{\Omega}$  networks in terms of cost, speed and effectiveness.

5. CONSTRUCTION AND PROPERTIES OF OTHER NETWORKS

In this chapter we will examine five networks which have been proposed as data alignment networks.

## 5.1 Uniform Shift Networks

A uniform shift network has the capability of "shifting" all inputs  $\pm 1$  or  $\pm S$  (mod n) positions through any stage or cycle <sup>\*</sup> of the network. However, during any cycle it must shift all inputs by the same distance. It is easy to show that the maximum number of cycles required to perform an arbitrary uniform shift is  $\lfloor \frac{1}{2} \lceil \frac{n}{S} \rceil \rfloor + \lfloor \frac{S}{2} \rfloor -1$ . This upper bound is minimized if  $S = \sqrt{n}$ (assuming n is a square).<sup>+</sup> This type of network generally performs well for uniform shifts, the time being bounded by  $\sqrt{n}$ -1 cycles. But if non-uniform shifts are required, then we run into trouble.

In the case of ILLIAC IV, it was generally true that significant changes had to be made either to the storage mapping function or to the algorithm itself in order to force the alignment patterns to be uniform shifts. If this could not be done, then a software routine had to be used which resulted in n shifts of +1. Any problem which relied on this routine usually performed so badly that it was no longer considered for use on ILLIAC IV.

Let us examine our alignment requirements in terms of uniform shifts. Recall (Chapter 3) that we characterize our alignment requirements by a function

$$C(x) = (\mu(v(x)), \Phi(x)) ,$$

where we considered the cases  $\Phi(x) = x$  or  $\mathfrak{E}(x) = 2x$ . In terms of shift

<sup>\*</sup>Since all stages would be identical, we may assume only one stage is used but is recycled to necessary number of times.

<sup>&</sup>lt;sup>+</sup>The network used in ILLIAC IV is a  $\pm 1$ ,  $\pm 8$  uniform shifter.

distances then, the x-th element of the n vector will require a shift of

$$S(x) = \Phi(x) - \mu(v(x)) \pmod{n} .$$

Now, if  $\phi(x)$  is independent of x, then it is a uniform shift; otherwise it is not. Table VI summarizes the results of Tables I-III of Chapter 3, in terms of uniform or non-uniform shifts. An  $\times$  represents a non-uniform shift while 0 represents a uniform shift. As we can see, in no case are more than two of the n-vectors listed accessible by uniform shifts. (We have not even considered broadcast patterns since this kind of network cannot produce them).

There are several ways of building such a network. One way is to use a single stage as shown in Figure 25. (Figure 25 actually shows two stages in order to more easily show the connections. One may mentally fold the second stage into the first). Figure 26 shows one of the n elements. Clearly, the interstage wiring for this type of network is more complex than that of the  $\Omega$ network. This network requires 5n gates/stage (see Figure 20 of Chapter 4).

Finally, we may consider connecting the N processors together with a  $\pm 1$ ,  $\pm S$  connection and using the processors as a single, recycleable stage. Each processor requires 4 input and 4 output lines, while using  $\Omega$  connections required only two input and two output lines. Further, the  $\Omega$  connections allowed us to align 2N data words while the  $\pm 1$ ,  $\pm S$  connection only allows us to shift N words.

Let us propose that we add  $\pm 1$  connections to the  $\Omega$  connections. Then, we have a system whose cost is approximately the same as the  $\pm 1$ ,  $\pm \sqrt{N}$  system, but which can do any uniform shift in  $\leq \log_2 N$  cycles as opposed to  $\leq \sqrt{N}$  cycles for the  $\pm 1$ ,  $\pm \sqrt{N}$  system. Additionally, the  $\pm 1$ ,  $\Omega$  system can produce permutations which are not uniform shifts.

In spite of the apparently overwhelming evidence against the uniform

Table Number	<b>I−</b> A	I-B	I-C	I-D	I-E	II-A	II-B	A-III	III-B	III-C	III-D
SWOI	0	0	0	0	0	0	0	×	×	0	0
columns	×	0	×	×	×	×	×	×	0	×	×
forward diagonals	0	×	×	×	×	0	×	×	×	×	×
reverse diagonals	×	×	×	×	×	×	0	×	×	×	×
$\sqrt{N} \times \sqrt{N}$ partitions	×	×	×	0	×	×	×	×	×	×	×
memories	N	N	Ν	N	Ν	2N	2N	2N	2N	2N	2N
skew	0	-1	2	$\sqrt{\mathrm{M}}$	√N+1	0	CJ	0	5	1	$\sqrt{N+1}$
skip	Ч	F-1	Н	щ	Ч	Т	r-1	Т	Т	5	5
$\Phi(\mathbf{x})$	x	х	x	х	x	х	х	۶x	2x	2x	2x

Table VI. Uniform (0) or Non-Uniform (x) Shift Alignment Patterns



Figure 25. A  $(\pm 1, \pm 2)$  Uniform Shift Network

Figure 26. One Element of a  $(\pm 1, \pm S)$  Shift Network Using NAND Gates



shift networks, we will examine one more such network, the barrel shifter.

## 5.2 The Barrel Shifter

The barrel shifter is capable of doing any uniform shift. It is conceptually a simple device. It consists of log<sub>2</sub>n non-identical stages. The i-th stage is capable of switching all inputs either 0 or 2<sup>i-1</sup> positions. This is shown in Figure 27 for a four port network.

Thus, the barrel shifter requires  $\log_2 n$  stage delays for any uniform shift. It requires 3n gates/stage. This is to be compared with the  $\Omega$ network which requires 4n gates/stage and  $\log_2 n$  stage delays. Unfortunately, the stage interconnections of the barrel shifter are not uniform and thus we cannot build just a single stage and recycle it  $\log_2 n$  times.

The only advantage of the barrel shifter is that the upper bound on the time required to perform any uniform shift is less than the same bound for the  $\pm 1$ ,  $\pm S$  shifter. But the latter network has a smaller lower bound. The barrel shifter is clearly inferior for our purposes to the  $\Omega$  network.

## 5.3 The Batcher Network

The Batcher network [4] was first proposed as a sorting network (see Figure 29). However, it should be clear that any network capable of sorting n numbers is also capable of switching n numbers. We will not go into the details of this network. It is sufficient to say that the networks consist of  $\log_2 n(1+\log_2 n)/2$  stages. Each stage is (or can be) interconnected by the perfect shuffle and each of the n/2 elements of each stage is capable of ordering its two inputs into descending or ascending sequence. Each element can be built with 13 NOR gates for a total of 13n/2 gates/stage (see [4]). This is for the "control" plane. Data planes can be identical to



Figure 27. A Four Port Barrel Shifter



Figure 28. One Barrel Switch Element



Figure 29. An 8 × 8 Batcher Network. Crosshatched Elements Sort in Descending Order

those of the  $\Omega$  network except there are more stages.

We could build only one stage and recycle it  $\approx (\log_2 n)^2$  times in order to save gates. However, one additional problem arises. Each element will require some extra logic since during some cycles it must produce a descending order while during others it must produce an ascending order. We will ignore this problem.

Finally, we could use the processors themselves as Batcher elements. Now we have a system which is practically identical to that of section 3, Chapter 4. Batcher's results tell us that using this system we can do any permutation in an order of  $(\log_2 n)^2$  cycles. The results of Chapter 2 tell us that if the permutation satisfies definition 3 of Chapter 2 (which includes uniform shifts), then it can be done in  $\log_2 n$  cycles. Other permutations may require fewer or greater than  $\log_2 n$  cycles.

# 5.4 The Benes Network

While Benes did not invent this network, his extensive discussion of this network prompted us to name it after him [5]. It was originally intended for telephone traffic switching.

The data planes of a Benes network consist of  $(2\log_2 n)-1$  stages of n/2 elements interconnected by the perfect shuffle and with the exception of the number of stages they are identical to the data planes of the  $\Omega$  and Batcher networks (see Figure 30).<sup>\*</sup> Benes shows that the typology of such a network is sufficient to produce any permutation of inputs. Unfortunately, the determination of the switching of each element in the network is complex. The best known result [13] requires time on the order of n  $\log_2 n$ 

<sup>\*</sup>Actually, Benes considered these networks in a more general form. We consider here only binary networks.



Figure 30. A Binary  $8 \times 8$  Benes Network

operations. Thus, it would appear that this network would not be practical in situations where the control signals have to be determined in real time. However, in some instances it might be possible to compute these signals ahead of time, say in a compiler, and in these cases the Benes network might be useful.

## 5.5 The Crossbar Switch

A conceptual diagram of a crossbar switch is shown in Figure 31. This could be implemented as shown in Figure 32 using fan-in logic and limiting fan-in and fan-out to 2. Control signals for this network are derived directly from the source tags. This circuit can produce any set of one-toone or one-to-many connections. It requires an order of  $n^2$  gates and log n gate delays for transmission.

## 5.6 Network Comparison

At this point we have discussed these networks sufficiently to allow us to compare them as much as possible with  $\Omega$  networks. We will begin by assuming that we will build a complete network, i.e., we will not build just a single stage which can be recycled. We will follow this by a comparison based on single stage design. In this first case we will not consider the  $\pm 1$ ,  $\pm S$ uniform shifter since it is clearly nonsensical to build such a network. For each of the  $\Omega$ , barrel shift, Batcher and Benes networks we will compare control gates, data gates, switching time, data transmission time, and capability. Table VII shows the relative values of these parameters. The expressions listed represent only relative magnitudes and do not represent actual values.

Now let us assume we interconnect the N processors in by  $\pm 1$ ,  $\pm \sqrt{N}$  connections or by the perfect shuffle connections. Table VIII summarizes these results. The only difference between the  $\Omega$ , Batcher, and Benes "networks" is





Figure 32. A  $4 \times 4$  Crossbar Using AND-OR Components and Controlled by Source Indexing

	Control Gates	Data Gates	Control Time	Data Transmission Time	Capabilities
Barrel Shifter	0 <sup>(a)</sup>	n log n	1.	log n	uniform shifts
C	n log n	n log n	log n	log n	any permutation satisfying definition 5 of Ch. 2 (includes uniform shifts)
Batcher	n(log n) <sup>2</sup>	n(log n) <sup>2</sup>	(log n) <sup>2</sup>	(log n) <sup>2</sup>	any permutation
Benes	> n log n <sup>(b)</sup>	2n log n	n log n	2log n	any permutation
Crossbar	I I I	сл <sub>и</sub>	Г	log n	any permutation

- (a) Negligible.
- Two log n bit, n word memories are required for the "fast" switching algorithm as well as a finite state machine. (q)

Table VII. Comparison of Five Networks

Switching Time Per Cycle	0	1	g	-1
Upper Bound on Cycles Required for an Arbitrary Permutation	T-N	$(\log_2^n)^2$	2log <sub>2</sub> n	(log_n) <sup>2</sup>
Cycles Required for Uniform Shift	$1 \leq c \leq \sqrt{N} - 1$	log_n	2log_n	$1 \leq c \leq \log_2 n$
Input/Output Line Pairs Per Processor	4	Q	Q	4
	$\pm 1, \pm \sqrt{\mathrm{N}}$	Batcher - N	Benes	±1, Batcher - N

Table VIII. Comparison of Processor Interconnection Schemes

the decision process required in each processor during each cycle. In the case of the  $\Omega$  network, this requires examination of one bit each of two  $\log_2 N$  bit tags in each processor during each cycle. For the Batcher network this requires arithmetic comparison of two  $\log_2 N$  bit tags in each processor during each cycle. Since these two are so similar, we have combined them in Table VIII. The Benes network using Opferman and Tsao-Wu's algorithm requires a control time on the order of n  $\log_2 n$  but cannot be done based on examination of the two data elements in each processor at each cycle. The switching time shown in Table VIII simply reflects the total time divided be the number of cycles.

It should be pointed out that the  $\pm 1$ ,  $\pm \sqrt{N}$  connection can shift N inputs and during each cycle only one of the four I/O line pairs is used. The shuffle connections allow permutation of n = 2N numbers and during each cycle both I/O line pairs are used. We have shown in Chapter 3 that using 2N memories resulted in the ability to fetch significantly more N-vectors. Thus, the ability to handle any N out of 2N inputs may be significant.

## 6. CONCLUSION

The problem of data alignment for a large parallel computer has been investigated before, but previous results generally relate only to interprocessor connections or switching networks; memory assignment; or (rarely) control algorithms for switching networks. For example, Benes [5] investigated the properties of some  $2\log_2 n$  stage binary switching networks which might provide a solution except that no control algorithm is known which is fast enough to allow the fast word-after-word switching required in a highly parallel computer. Kuck and Budnik [2] proposed a solution to the memory assignment problem which allows a wide variety of vectors to be fetched from a parallel memory system without conflicts, but the alignment and indexing problems indicate that this solution is probably not practical.

We have attempted to consider all these problems simultaneously in order to arrive at a realistic solution. In this paper we have presented such a solution. In order to prove the merits of this solution, we began in Chapter 2 by deriving some theoretical properties of a particular type of network which we called an  $\Omega$  network. We showed, for example, a necessary and sufficient condition (definition 3) for a given permutation to be producible by a given  $\Omega$  network. Then, in Chapter 3, we derived some important N-vectors, several storage assignment schemes, and considered several memory systems. We showed in each case whether or not certain N-vectors could be fetched in parallel without conflict and aligned by a binary  $\Omega$  network. We found that by using twice as many memories as processors, a ( $\sqrt{N}$ +1)-skew, 2 skip memory assignment, and a binary  $\Omega$  network we could fetch and align at least the four most important N-vectors (rows, columns, diagonals and  $\sqrt{N} \times \sqrt{N}$  positions) without conflicts.

Finally, in Chapter 5, we discussed several other types of networks

and their relationships to the  $\Omega$  network. Here we showed that in general the uniform shift networks are not flexible enough to be useful in general parallel computing applications and, in fact, need not be considered since  $\Omega$  networks are more flexible and either cost less or at least do not cost significantly more than uniform shift networks. In addition, comparison with more general networks (Benes [5] and Batcher [4]) which are capable of producing any arbitrary permutation showed the  $\Omega$  network to be cheaper and faster.

We also discussed the possibility of interconnecting the processors together in such a way as to form one stage of an  $\Omega$  network. By recycling this single stage the correct number of times we could effectively simulate an  $\Omega$ , Batcher, or Benes network. As it turns out, this particular interconnection of processors was proposed by Stone [12] and called the perfect shuffle. Using the results of Chapter 2, we were able to prove the new result that certain important permutations (including uniform shifts) could be done in exactly  $\log_2 N$  cycles where N is the number of processors. In comparison, the ILLIAC IV  $\pm 1$ ,  $\pm \sqrt{N}$  connections allow any uniform shift in time  $\leq \sqrt{N}$ . If we add  $\pm 1$ connections to the perfect shuffle connection we get a system with the same number of I/O line pairs (probably the major cost item) and which can handle any uniform shift plus other important permutations in time  $\leq \log_2 N$ .

Thus, while we may not have found a panacea, we have demonstrated a class of network which provides a feasible solution to the data alignment and memory conflict problems in a parallel vector processing machine.

#### LIST OF REFERENCES

- [1] G. H. Barnes, et. al., "The Illiac IV Computer," <u>IEEE Transactions on</u> Computers, Vol. C-17, pp. 746-757; August 1968.
- [2] P. Budnik, and D. J. Kuck, "The Organization of Parallel Memories," IEEE Transactions on Computers, C20, p. 1566; December 1971.
- [3] P. W. Kraska, "Array Storage Allocation," M.S. Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, Report No. 344; August 1969.
- [4] K. E. Batcher, "Sorting Networks and Their Applications," Proceedings of the Spring Joint Computer Conference, 1968; pp. 307-314.
- [5] V. E. Benes, <u>Mathematical Theory of Connecting Networks and Telephone</u> Traffic, Academic Press, New York; 1965.
- [6] I. M. Vinogradov, Elements of Number Theory, Dover Publications; 1954.
- [7] D. Shanks, Solved and Unsolved Problems in Number Theory, Vol. I, Spartan Books, Washington, D. C.; 1962.
- Y. Muraoka, "Storage Allocation Algorithms in the TRANQUIL Compiler," M.S. Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, Report No. 297; January 1969.
- [9] M. C. Pease, "An Adaption of the Fast Fourier Transform for Parallel Processing," Journal of the ACM, Vol. 15, pp. 252-264; April 1968
- [10] J. E. Stevens, "A Fast Fourier Transform Subroutine for Illiac IV," Center for Advanced Computation, University of Illinois at Urbana-Champaign, Document No. 17; October 1971.
- [11] D. J. Kuck, and A. H. Sameh, "Parallel Computation of Eigenvalues of Real Matrices," <u>Proceedings of the IFIP Congress</u>, p. TA-1-24; 1971.
- [12] H. S. Stone, "Parallel Processing with the Perfect Shuffle," IEEE Transactions on Computers, C20, pp. 153-161; February 1971.
- [13] D. C. Opferman, and N. T. Tsao-Wu, "On a Class of Rearrangeable Switching Networks," <u>Bell System Technical Journal</u>, Vol. 50, pp. 1579-1618; May-June 1971.

## VITA

Duncan Hamish Lawrie was born in Chicago, Illinois, on April 26, 1943. He received the B.A. degree from DePauw University in Greencastle, Indiana, and the B.S.E.E. degree from Purdue University, both in 1966, and the M.S. degree in Computer Science from the University of Illinois in 1969. While at the University of Illinois Mr. Lawrie held a NASA Traineeship in Computer Science and a Research Assistantship in the Department of Computer Science. He also worked on the Illiac IV project as Senior Research Programmer in charge of language development and computer operations. He is a member of Tau Beta Pi, Eta Kappa Nu, the Association for Computing Machinery, the Institute of Electrical and Electronic Engineers, and is an associate member of Sigma Xi. He has published two papers, "The Use and Performance of Memory Hierarchies: A Survey," in <u>Software Engineering</u>, Vol. I, Academic Press, New York (1970), and "Interconnection Networks for Processors and Memories in Large Systems," presented at the COMPCON 72 convention in San Francisco, California (1972), both with D. J. Kuck.



BLIOGRAPHIC DATA	1. Report No. UIUCDCS-R-73-557	2.	3. Recipient's Accession No.
Title and Subtitle			5. Report Date February 1973
MEMORY - PROCESSO	R CONNECTION NETWORKS		6.
Author(s) Duncan Hamish L	awrie		8. Performing Organization Rept. No. UIUCDCS-R-73-557
Performing Organization N	lame and Address	,	10. Project/Task/Work Unit No.
University of I	llinois at Urbana-Champai	gn	
Department of C	omputer Science		11. Contract/Grant No.
Urbana, Illinoi	s 61801		US NSF GJ 27446
Sponsoring Organization	Name and Address		13. Type of Report & Period
National Science	e Foundation		Coverea
Washington, D. C.			Doctoral - 1972
			14.
. Supplementary Notes			
. Supplementary Notes			

## . Abstracts

In order to utilize the potential speed of a SIMD type parallel processor it is necessary to arrange data in the memory system so that subsets of this data can be fetched in parallel without memory conflicts. Additionally, we must provide sufficient memory-processor paths to allow the data to be correctly aligned with the processor array. In this paper we present several storage mapping algorithms together with a memory-processor interconnection network. We demonstrate the cost and effectiveness of these and compare them with other networks which have been proposed for this application.

## . Key Words and Document Analysis. 17a. Descriptors

Indexing Networks Sorting Networks Switching Networks Crossbar Switch Memory-Processor Connection

## b. Identifiers/Open-Ended Terms

e. COSATI Field/Group		
. Availability Statement	19. Security Class (This Report)21. No. of Page 121	s
RELEASE UNLIMITED	20. Security Class (This Page UNCLASSIFIED	

MAN : 1903

# •

•



OCT 24 19/3

